{"id":"https://openalex.org/W2912370341","doi":"https://doi.org/10.1109/icecs.2018.8618015","title":"A Novel 0.6V MCML D-Latch Topology exploiting Dynamic Body Bias Threshold Lowering","display_name":"A Novel 0.6V MCML D-Latch Topology exploiting Dynamic Body Bias Threshold Lowering","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2912370341","doi":"https://doi.org/10.1109/icecs.2018.8618015","mag":"2912370341"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8618015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEEI Department, University of Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"DIEEI Department, University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010336494"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.515,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.69053833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7446702718734741},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6489781141281128},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6085420250892639},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5772417187690735},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5629805326461792},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5168336033821106},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.5134445428848267},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5091642737388611},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4992647171020508},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4315769374370575},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37278255820274353},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31329089403152466},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.26844578981399536},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09924402832984924},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07896754145622253}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7446702718734741},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6489781141281128},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6085420250892639},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5772417187690735},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5629805326461792},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5168336033821106},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.5134445428848267},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5091642737388611},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4992647171020508},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4315769374370575},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37278255820274353},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31329089403152466},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26844578981399536},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09924402832984924},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07896754145622253},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2018.8618015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1390725","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1390725","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1601832081","https://openalex.org/W2046926960","https://openalex.org/W2076413252","https://openalex.org/W2097154741","https://openalex.org/W2100556628","https://openalex.org/W2115248544","https://openalex.org/W2135311156","https://openalex.org/W2150526221","https://openalex.org/W2156227527","https://openalex.org/W2168156204","https://openalex.org/W2170862407","https://openalex.org/W2280601454","https://openalex.org/W2289502992","https://openalex.org/W2308583975","https://openalex.org/W2336871498","https://openalex.org/W2598095323","https://openalex.org/W2758426500"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2086397253","https://openalex.org/W2133122801","https://openalex.org/W2171986175","https://openalex.org/W4241238243","https://openalex.org/W1564892798"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29,36,50,61,101,116],"novel":[4],"topology":[5,27],"to":[6,34,68,78,97],"implement":[7],"CML":[8,92,113],"D-Latches":[9],"in":[10,60,122],"deeply":[11],"scaled":[12],"CMOS":[13,64,127],"technologies":[14],"under":[15],"very":[16],"low":[17,55,102,111],"supply":[18,52,103,118],"voltage":[19,41,53,112,119],"requirements.":[20],"The":[21,105],"proposed":[22,74],"modified":[23],"Folded":[24],"MCML":[25],"D-Latch":[26,93,114],"exploits":[28],"dynamic":[30],"body":[31],"bias":[32],"approach":[33,75],"achieve":[35],"reduction":[37],"of":[38,42,72,81,87,120],"the":[39,70,73,79,82,85,123],"threshold":[40],"about":[43],"100mV":[44],"thus":[45],"allowing":[46],"proper":[47],"operation":[48],"with":[49,76],"minimum":[51,117],"as":[54,56,110],"0.6V.":[57],"Simulation":[58],"results":[59],"commercial":[62],"40nm":[63,126],"process":[65],"are":[66,95],"provided":[67],"show":[69],"advantages":[71],"respect":[77],"state":[80],"art.":[83],"At":[84],"best":[86],"our":[88],"knowledge,":[89],"no":[90],"other":[91],"topologies":[94],"able":[96],"operate":[98],"at":[99],"such":[100],"voltage.":[104],"triple-tail":[106],"D-Latch,":[107],"also":[108],"known":[109],"allows":[115],"0.8V":[121],"same":[124],"reference":[125],"process.":[128]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2019-02-21T00:00:00"}