{"id":"https://openalex.org/W2912699043","doi":"https://doi.org/10.1109/icecs.2018.8618002","title":"A 1\u201360 GHz 9.6 mW 0.18 V Output-Swing Static Clock Divider Circuit in 45-nm SOI CMOS","display_name":"A 1\u201360 GHz 9.6 mW 0.18 V Output-Swing Static Clock Divider Circuit in 45-nm SOI CMOS","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2912699043","doi":"https://doi.org/10.1109/icecs.2018.8618002","mag":"2912699043"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8618002","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101442025","display_name":"Sami Ur Rehman","orcid":"https://orcid.org/0000-0002-7261-0268"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sami Ur Rehman","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071437638","display_name":"Ali Ferchichi","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ali Ferchichi","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017988394","display_name":"Mohammad Mahdi Khafaji","orcid":"https://orcid.org/0000-0003-0044-3074"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohammad Mahdi Khafaji","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015909764","display_name":"Corrado Carta","orcid":"https://orcid.org/0000-0001-9147-0160"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Corrado Carta","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101442025"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.6522,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72573142,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.8265728950500488},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7417580485343933},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6231160163879395},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5791321992874146},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5787518620491028},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5421738028526306},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5178249478340149},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.513023316860199},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4990088939666748},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45660901069641113},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.39035215973854065},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3884866237640381},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33982139825820923}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.8265728950500488},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7417580485343933},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6231160163879395},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5791321992874146},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5787518620491028},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5421738028526306},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5178249478340149},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.513023316860199},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4990088939666748},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45660901069641113},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.39035215973854065},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3884866237640381},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33982139825820923}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8618002","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8618002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2032884062","https://openalex.org/W2045909168","https://openalex.org/W2139609435","https://openalex.org/W2794594797","https://openalex.org/W2886776623"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W4386968318","https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W2294981364","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W4247180033","https://openalex.org/W2495024767"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"on":[3],"a":[4,12,67],"cross-coupled":[5],"latch-based":[6],"static":[7],"clock":[8,26,40,44,54,61,90],"divider":[9,27,62],"circuit":[10,18],"with":[11],"wide":[13],"frequency":[14,68],"division":[15,69],"range.":[16],"Detailed":[17],"level":[19],"design":[20],"for":[21],"wideband":[22],"operation":[23],"of":[24,52,71,77],"the":[25,49,53,60,82,88],"is":[28,63],"discussed":[29],"and":[30,48,80],"insightful":[31],"measurement":[32],"results":[33],"are":[34],"reported.":[35],"These":[36],"include":[37],"output":[38,43],"divided":[39],"power":[41,75],"levels,":[42],"jitter,":[45],"eye":[46],"diagrams,":[47],"sensitivity":[50],"plot":[51],"divider.":[55],"Designed":[56],"in":[57],"45-nm":[58],"CMOS,":[59],"measured":[64],"to":[65,87],"have":[66],"range":[70],"1-60":[72],"GHz,":[73],"moderate":[74],"consumption":[76],"9.6":[78],"mW":[79],"among":[81],"best":[83],"energy":[84],"figures":[85],"compared":[86],"reported":[89],"dividers.":[91]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}