{"id":"https://openalex.org/W2914551081","doi":"https://doi.org/10.1109/icecs.2018.8617998","title":"A 4-bit Architecture of SEED Block Cipher for IoT Applications","display_name":"A 4-bit Architecture of SEED Block Cipher for IoT Applications","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2914551081","doi":"https://doi.org/10.1109/icecs.2018.8617998","mag":"2914551081"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8617998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018330392","display_name":"Filippos Pirpilidis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210091379","display_name":"Region of Western Greece","ror":"https://ror.org/00aj9x431","country_code":"GR","type":"government","lineage":["https://openalex.org/I4210091379"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Filippos Pirpilidis","raw_affiliation_strings":["Computer and Informatics Engineering Department, TEI of Western Greece, Antirrion, Greece"],"affiliations":[{"raw_affiliation_string":"Computer and Informatics Engineering Department, TEI of Western Greece, Antirrion, Greece","institution_ids":["https://openalex.org/I4210091379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018846140","display_name":"Lampros Pyrgas","orcid":"https://orcid.org/0000-0001-8606-511X"},"institutions":[{"id":"https://openalex.org/I4210156054","display_name":"Athena Research and Innovation Center In Information Communication & Knowledge Technologies","ror":"https://ror.org/0576by029","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210156054"]},{"id":"https://openalex.org/I4210135709","display_name":"Industrial Systems Institute","ror":"https://ror.org/02sy6k521","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210135709"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Lampros Pyrgas","raw_affiliation_strings":["Industrial Systems Institute of \u201cAthena\u201d RIC in ICT and Knowledge Technologies, Patras, Greece","Industrial Systems Institute of \"Athena\" RIC in ICT and Knowledge Technologies, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"Industrial Systems Institute of \u201cAthena\u201d RIC in ICT and Knowledge Technologies, Patras, Greece","institution_ids":["https://openalex.org/I4210135709","https://openalex.org/I4210156054"]},{"raw_affiliation_string":"Industrial Systems Institute of \"Athena\" RIC in ICT and Knowledge Technologies, Patras, Greece","institution_ids":["https://openalex.org/I4210135709","https://openalex.org/I4210156054"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082037558","display_name":"Paris Kitsos","orcid":"https://orcid.org/0000-0003-1851-8775"},"institutions":[{"id":"https://openalex.org/I4210135709","display_name":"Industrial Systems Institute","ror":"https://ror.org/02sy6k521","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210135709"]},{"id":"https://openalex.org/I4210156054","display_name":"Athena Research and Innovation Center In Information Communication & Knowledge Technologies","ror":"https://ror.org/0576by029","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210156054"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Paris Kitsos","raw_affiliation_strings":["Industrial Systems Institute of \u201cAthena\u201d RIC in ICT and Knowledge Technologies, Patras, Greece","Industrial Systems Institute of \"Athena\" RIC in ICT and Knowledge Technologies, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"Industrial Systems Institute of \u201cAthena\u201d RIC in ICT and Knowledge Technologies, Patras, Greece","institution_ids":["https://openalex.org/I4210135709","https://openalex.org/I4210156054"]},{"raw_affiliation_string":"Industrial Systems Institute of \"Athena\" RIC in ICT and Knowledge Technologies, Patras, Greece","institution_ids":["https://openalex.org/I4210135709","https://openalex.org/I4210156054"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018330392"],"corresponding_institution_ids":["https://openalex.org/I4210091379"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18045989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3659","issue":null,"first_page":"389","last_page":"392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9794999957084656,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9794999957084656,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9575999975204468,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.927299976348877,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8067246079444885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7587177157402039},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.6146258115768433},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5931642651557922},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5829745531082153},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5593570470809937},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5559977293014526},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.5504124164581299},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5149048566818237},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.4959457814693451},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4277305006980896},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.42141300439834595},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41382595896720886},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3813365697860718},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14221861958503723},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.12280967831611633},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10761409997940063}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8067246079444885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7587177157402039},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.6146258115768433},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5931642651557922},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5829745531082153},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5593570470809937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5559977293014526},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.5504124164581299},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5149048566818237},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.4959457814693451},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4277305006980896},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.42141300439834595},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41382595896720886},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3813365697860718},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14221861958503723},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.12280967831611633},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10761409997940063},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8617998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1556212265","https://openalex.org/W1568970091","https://openalex.org/W1569252980","https://openalex.org/W1575612116","https://openalex.org/W1596841000","https://openalex.org/W1894646615","https://openalex.org/W1985032679","https://openalex.org/W2064808641","https://openalex.org/W2101980633","https://openalex.org/W2768434265","https://openalex.org/W6634042143","https://openalex.org/W6634142394","https://openalex.org/W6635643323","https://openalex.org/W6639565960"],"related_works":["https://openalex.org/W2967788430","https://openalex.org/W2891272018","https://openalex.org/W1975649745","https://openalex.org/W2125214861","https://openalex.org/W2522069694","https://openalex.org/W2059218952","https://openalex.org/W2889511553","https://openalex.org/W1798672631","https://openalex.org/W2698153239","https://openalex.org/W4280572121"],"abstract_inverted_index":{"A":[0],"compact":[1],"architecture":[2,16,31],"of":[3,29,84],"the":[4,46,50,59],"128-bit":[5],"SEED":[6],"block":[7],"cipher":[8],"is":[9,32],"presented":[10],"in":[11],"this":[12,30],"paper.":[13],"The":[14,27,41,62],"proposed":[15,63],"uses":[17],"a":[18,81],"4-bit":[19],"datapath":[20],"and":[21,38,49,72,79],"therefore":[22],"requires":[23],"limited":[24],"hardware":[25,60],"resources.":[26],"target":[28],"ultra-low":[33],"area":[34],"devices":[35],"for":[36,58,92],"IoT":[37],"wearable":[39],"applications.":[40],"design":[42],"was":[43,56],"coded":[44],"using":[45],"VERILOG":[47],"language":[48],"BASYS3":[51],"board":[52],"(Artix":[53],"7":[54],"XC7A35T)":[55],"used":[57],"implementation.":[61],"implementation":[64],"utilizes":[65],"only":[66],"425":[67],"FPGA":[68],"LUTs,":[69],"382":[70],"FFs":[71],"1024":[73],"\u00d7":[74],"8":[75],"bits":[76],"Block":[77],"RAM":[78],"reaches":[80],"data":[82],"throughput":[83],"45":[85],"Mbps":[86],"at":[87],"204":[88],"MHz":[89],"clock":[90],"frequency":[91],"encryption":[93],"or":[94],"decryption.":[95]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}