{"id":"https://openalex.org/W2911881438","doi":"https://doi.org/10.1109/icecs.2018.8617990","title":"Parity Based In-Place FFT Architecture for Continuous Flow Applications","display_name":"Parity Based In-Place FFT Architecture for Continuous Flow Applications","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2911881438","doi":"https://doi.org/10.1109/icecs.2018.8617990","mag":"2911881438"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8617990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617990","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068099507","display_name":"Vasileios Kitsakis","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"V. Kitsakis","raw_affiliation_strings":["Physics Department, National and Kapodistrian Univ. of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Physics Department, National and Kapodistrian Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047558941","display_name":"Elissaios Alexios Papatheofanous","orcid":"https://orcid.org/0000-0002-4286-0098"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"E. A. Papatheofanous","raw_affiliation_strings":["Physics Department, National and Kapodistrian Univ. of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Physics Department, National and Kapodistrian Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030998325","display_name":"Dionysios Reisis","orcid":"https://orcid.org/0000-0002-9265-3599"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Reisis","raw_affiliation_strings":["Physics Department, National and Kapodistrian Univ. of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Physics Department, National and Kapodistrian Univ. of Athens, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053524294","display_name":"George Lentaris","orcid":"https://orcid.org/0000-0003-1664-8648"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Lentaris","raw_affiliation_strings":["Microlab, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microlab, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["Microlab, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microlab, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1663,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49846836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"56","issue":null,"first_page":"97","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.8383520841598511},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7552036046981812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7188881635665894},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5288370847702026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5124490857124329},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4154265522956848},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.41023704409599304},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36051324009895325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.324789822101593},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19391125440597534},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.13896843791007996},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06493392586708069}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.8383520841598511},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7552036046981812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7188881635665894},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5288370847702026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5124490857124329},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4154265522956848},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.41023704409599304},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36051324009895325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.324789822101593},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19391125440597534},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.13896843791007996},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06493392586708069},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8617990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617990","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1977482330","https://openalex.org/W1994493549","https://openalex.org/W2035706201","https://openalex.org/W2102030243","https://openalex.org/W2108399176","https://openalex.org/W2111755292","https://openalex.org/W2114028286","https://openalex.org/W2117639037","https://openalex.org/W2125231476","https://openalex.org/W2135630786","https://openalex.org/W2141685778","https://openalex.org/W2157530230"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4327521644","https://openalex.org/W2978884468","https://openalex.org/W3132558499","https://openalex.org/W2168413811","https://openalex.org/W2005846134","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2369237035"],"abstract_inverted_index":{"The":[0,18,59],"current":[1],"paper":[2],"introduces":[3],"a":[4,11],"continuous":[5],"flow":[6],"radix-2":[7],"FFT":[8,24,42],"architecture":[9],"with":[10,65],"conflict":[12],"free":[13],"parallel":[14],"access":[15],"in-place":[16],"technique.":[17],"parity":[19],"based":[20],"technique":[21],"stores":[22],"the":[23,40,63,70,73],"input":[25,37],"elements":[26],"into":[27],"two":[28],"memory":[29],"banks,":[30],"and":[31,51,62],"keeps":[32],"each":[33],"element":[34],"at":[35],"its":[36],"address":[38,49],"through":[39],"entire":[41],"process.":[43],"Moreover,":[44],"it":[45],"results":[46],"in":[47],"improved":[48],"generation":[50],"control":[52],"circuits":[53],"compared":[54],"to":[55],"hitherto":[56],"published":[57],"results.":[58],"FPGA":[60,66],"implementation":[61],"comparison":[64],"available":[67],"cores":[68],"show":[69],"advantages":[71],"of":[72],"resulting":[74],"architecture.":[75]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}