{"id":"https://openalex.org/W2913232413","doi":"https://doi.org/10.1109/icecs.2018.8617972","title":"A Compact 6 ns Propagation Delay 200 Mbps <tex>$100\\ \\text{kV}/\\mu \\mathrm{s}$</tex> CMR Capacitively Coupled Direction Configurable 4-Channel Digital Isolator in Standard CMOS","display_name":"A Compact 6 ns Propagation Delay 200 Mbps <tex>$100\\ \\text{kV}/\\mu \\mathrm{s}$</tex> CMR Capacitively Coupled Direction Configurable 4-Channel Digital Isolator in Standard CMOS","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2913232413","doi":"https://doi.org/10.1109/icecs.2018.8617972","mag":"2913232413"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8617972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056184143","display_name":"Guangda Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guangda Shi","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035140791","display_name":"Renhui Yan","orcid":"https://orcid.org/0000-0001-9763-842X"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Renhui Yan","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023296511","display_name":"Jianxiong Xi","orcid":"https://orcid.org/0009-0008-8116-5996"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianxiong Xi","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100649259","display_name":"Lenian He","orcid":"https://orcid.org/0000-0002-1512-1492"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lenian He","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049733627","display_name":"Wanxin Ding","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wanxin Ding","raw_affiliation_strings":["ChipAnalog Co., Ltd, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ChipAnalog Co., Ltd, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102444837","display_name":"Wenjie Pan","orcid":"https://orcid.org/0009-0002-5255-9247"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wenjie Pan","raw_affiliation_strings":["ChipAnalog Co., Ltd, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ChipAnalog Co., Ltd, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031774310","display_name":"Zhenqing Liu","orcid":"https://orcid.org/0000-0002-3591-334X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhenqing Liu","raw_affiliation_strings":["ChipAnalog Co., Ltd, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ChipAnalog Co., Ltd, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108479168","display_name":"Feng Yang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Feng Yang","raw_affiliation_strings":["ChipAnalog Co., Ltd, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ChipAnalog Co., Ltd, Shanghai, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002714767","display_name":"Dongpo Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dongpo Chen","raw_affiliation_strings":["ChipAnalog Co., Ltd, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ChipAnalog Co., Ltd, Shanghai, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5056184143"],"corresponding_institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.3327,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.59336986,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"721","last_page":"724"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.7932270765304565},{"id":"https://openalex.org/keywords/isolator","display_name":"Isolator","score":0.7710914015769958},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7203434705734253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6253802180290222},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5624293088912964},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4570271372795105},{"id":"https://openalex.org/keywords/amplitude-shift-keying","display_name":"Amplitude-shift keying","score":0.4253823757171631},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4132949113845825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4004152715206146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3650175929069519},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.2030206024646759},{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.18141692876815796}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.7932270765304565},{"id":"https://openalex.org/C54888747","wikidata":"https://www.wikidata.org/wiki/Q962002","display_name":"Isolator","level":2,"score":0.7710914015769958},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7203434705734253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6253802180290222},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5624293088912964},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4570271372795105},{"id":"https://openalex.org/C2777973058","wikidata":"https://www.wikidata.org/wiki/Q477284","display_name":"Amplitude-shift keying","level":5,"score":0.4253823757171631},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4132949113845825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4004152715206146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3650175929069519},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.2030206024646759},{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.18141692876815796}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8617972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2016754692","https://openalex.org/W2027717423","https://openalex.org/W2544572767"],"related_works":["https://openalex.org/W2384049289","https://openalex.org/W2032687465","https://openalex.org/W2388050456","https://openalex.org/W4387060266","https://openalex.org/W1970906042","https://openalex.org/W2378872781","https://openalex.org/W2126155141","https://openalex.org/W2099807351","https://openalex.org/W2535213371","https://openalex.org/W4226218474"],"abstract_inverted_index":{"A":[0],"small-size":[1],"on-chip":[2],"capacitively":[3],"coupled":[4],"4-channel":[5],"direction-configurable":[6],"digital":[7],"isolator":[8],"in":[9],"standard":[10,44],"0.18":[11],"\u03bcm":[12],"CMOS":[13],"technology":[14],"is":[15,21,76],"proposed.":[16],"The":[17,52],"isolation":[18,37,50],"element":[19],"area":[20],"1/20-1/4":[22],"that":[23,86],"of":[24,34,58],"transformer-based":[25],"isolator.":[26],"Transmitter":[27],"(TX)":[28],"and":[29,47,111],"receiver":[30],"(RX)":[31],"dies,":[32],"each":[33],"which":[35],"has":[36],"capacitors,":[38],"are":[39],"connected":[40],"together":[41],"within":[42],"a":[43,59],"IC":[45],"package":[46],"communicate":[48],"through":[49],"barrier.":[51],"on-off":[53],"keying":[54],"(OOK)":[55],"transmitter":[56],"consists":[57],"threshold":[60],"matched":[61],"high":[62,80],"speed":[63],"Schmitt":[64],"trigger":[65],"for":[66],"better":[67],"signal":[68],"synchronization":[69],"between":[70],"different":[71],"channels.":[72],"An":[73],"envelop-detection":[74],"RX":[75],"proposed":[77,88],"to":[78],"achieve":[79],"noise":[81],"immunity.":[82],"Post":[83],"simulation":[84],"shows":[85],"the":[87],"architecture":[89],"achieves":[90],"200":[91],"Mbps":[92,109],"data":[93,110],"rate,":[94],"6":[95],"ns":[96],"small":[97],"propagation":[98],"delay,":[99],"6.4":[100],"mA":[101],"power":[102],"consumption":[103],"per":[104],"channel":[105],"when":[106],"transmitting":[107],"100":[108,112],"kV/\u03bc":[113],"s":[114],"common-mode":[115],"rejection":[116],"(CMR).":[117]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}