{"id":"https://openalex.org/W2913481153","doi":"https://doi.org/10.1109/icecs.2018.8617881","title":"Slicing FIFOs for on-chip memory bandwidth exhaustion","display_name":"Slicing FIFOs for on-chip memory bandwidth exhaustion","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2913481153","doi":"https://doi.org/10.1109/icecs.2018.8617881","mag":"2913481153"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8617881","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077775088","display_name":"Mattis Hasler","orcid":"https://orcid.org/0000-0001-7979-674X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]},{"id":"https://openalex.org/I245417339","display_name":"Vodafone (Germany)","ror":"https://ror.org/044qwkx83","country_code":"DE","type":"company","lineage":["https://openalex.org/I245417339","https://openalex.org/I74316835"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Mattis Hasler","raw_affiliation_strings":["Vodafone Chair for Mobile Communication Systems, Technische Universit\u00e4t Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Vodafone Chair for Mobile Communication Systems, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965","https://openalex.org/I245417339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055093457","display_name":"Robert Wittig","orcid":"https://orcid.org/0000-0002-6710-6948"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]},{"id":"https://openalex.org/I245417339","display_name":"Vodafone (Germany)","ror":"https://ror.org/044qwkx83","country_code":"DE","type":"company","lineage":["https://openalex.org/I245417339","https://openalex.org/I74316835"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Wittig","raw_affiliation_strings":["Vodafone Chair for Mobile Communication Systems, Technische Universit\u00e4t Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Vodafone Chair for Mobile Communication Systems, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965","https://openalex.org/I245417339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060536506","display_name":"Emil Mat\u00fa\u0161","orcid":"https://orcid.org/0000-0002-2150-7201"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]},{"id":"https://openalex.org/I245417339","display_name":"Vodafone (Germany)","ror":"https://ror.org/044qwkx83","country_code":"DE","type":"company","lineage":["https://openalex.org/I245417339","https://openalex.org/I74316835"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Emil Matus","raw_affiliation_strings":["Vodafone Chair for Mobile Communication Systems, Technische Universit\u00e4t Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Vodafone Chair for Mobile Communication Systems, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965","https://openalex.org/I245417339"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022117288","display_name":"Gerhard Fettweis","orcid":"https://orcid.org/0000-0003-4622-1311"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]},{"id":"https://openalex.org/I245417339","display_name":"Vodafone (Germany)","ror":"https://ror.org/044qwkx83","country_code":"DE","type":"company","lineage":["https://openalex.org/I245417339","https://openalex.org/I74316835"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerhard Fettweis","raw_affiliation_strings":["Vodafone Chair for Mobile Communication Systems, Technische Universit\u00e4t Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Vodafone Chair for Mobile Communication Systems, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965","https://openalex.org/I245417339"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077775088"],"corresponding_institution_ids":["https://openalex.org/I245417339","https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.5254,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66720536,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"74","issue":null,"first_page":"513","last_page":"516"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7980383634567261},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6537918448448181},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6112020611763},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4908788800239563},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4850260615348816},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.47955653071403503},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.431509792804718},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.42960697412490845},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3959294855594635},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3655763268470764},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3654334545135498},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3339805603027344},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3329313397407532},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3026701807975769},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2858796715736389}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7980383634567261},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6537918448448181},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6112020611763},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4908788800239563},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4850260615348816},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.47955653071403503},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.431509792804718},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.42960697412490845},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3959294855594635},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3655763268470764},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3654334545135498},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3339805603027344},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3329313397407532},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3026701807975769},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2858796715736389},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2018.8617881","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"mag:3033498032","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=201902269810525921","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1597755753","https://openalex.org/W1966054908","https://openalex.org/W1984925420","https://openalex.org/W1998431535","https://openalex.org/W2049520384","https://openalex.org/W2084588639","https://openalex.org/W2101105147","https://openalex.org/W2104032548","https://openalex.org/W2162348754","https://openalex.org/W2168163534","https://openalex.org/W2524971917","https://openalex.org/W2784044625","https://openalex.org/W3152314457"],"related_works":["https://openalex.org/W2296275612","https://openalex.org/W4248614727","https://openalex.org/W2354036839","https://openalex.org/W3048967625","https://openalex.org/W2612506697","https://openalex.org/W4232365528","https://openalex.org/W2564569739","https://openalex.org/W4321458411","https://openalex.org/W1975444747","https://openalex.org/W2045451527"],"abstract_inverted_index":{"Within":[0],"an":[1],"MPSoC":[2],"environment,":[3],"the":[4,13,17,20,39,42,47,94,114],"delivery":[5],"of":[6,19,58,86,104],"data":[7,69],"from":[8,70],"one":[9,71],"computation":[10],"stage":[11],"to":[12,38,67,73,101,113],"next":[14],"is":[15,45,98],"often":[16],"bottleneck":[18],"overall":[21],"system":[22],"performance.":[23],"Especially":[24],"in":[25,84],"high-speed":[26],"communication":[27,95],"where":[28,93],"at":[29],"least":[30],"two":[31],"actors":[32],"(producer":[33],"and":[34,128],"consumer)":[35],"need":[36],"access":[37,129],"same":[40,115],"data,":[41],"memory":[43,61,80,106,111,122],"interface":[44],"usually":[46],"limiting":[48],"factor.":[49],"Therefore,":[50],"many":[51],"solutions":[52],"like":[53],"network":[54],"on":[55],"chips,":[56],"clusters":[57],"shared":[59],"memory,":[60],"hierarchy,":[62],"etc.":[63],"have":[64],"been":[65],"proposed":[66],"transfer":[68],"actor":[72],"another.":[74],"To":[75],"avoid":[76],"using":[77,118],"dual":[78],"port":[79,121],"macros-which":[81],"are":[82],"expensive":[83],"terms":[85],"chip":[87],"area-we":[88],"propose":[89],"a":[90,102],"hardware":[91],"design":[92],"through":[96],"FIFOs":[97],"transparently":[99],"sliced":[100],"multitude":[103],"altering":[105],"banks.":[107],"This":[108],"allows":[109],"simultaneous":[110],"accesses":[112],"FIFO":[116],"while":[117],"only":[119],"single":[120],"macros,":[123],"thus":[124],"reducing":[125],"on-chip":[126],"area":[127],"delay.":[130]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}