{"id":"https://openalex.org/W2912428021","doi":"https://doi.org/10.1109/icecs.2018.8617872","title":"Fast Design of Reliable, Flexible and High-Speed AWGN architectures with High Level Synthesis","display_name":"Fast Design of Reliable, Flexible and High-Speed AWGN architectures with High Level Synthesis","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2912428021","doi":"https://doi.org/10.1109/icecs.2018.8617872","mag":"2912428021"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8617872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036825859","display_name":"Yann Delomier","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Yann Delomier","raw_affiliation_strings":["CNRS IMS, UMR 5218, Bordeaux INP, France"],"affiliations":[{"raw_affiliation_string":"CNRS IMS, UMR 5218, Bordeaux INP, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102382776","display_name":"Bertr Le Gal","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bertr Le Gal","raw_affiliation_strings":["CNRS IMS, UMR 5218, Bordeaux INP, France"],"affiliations":[{"raw_affiliation_string":"CNRS IMS, UMR 5218, Bordeaux INP, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054787159","display_name":"J\u00e9r\u00e9mie Crenne","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jeremie Crenne","raw_affiliation_strings":["CNRS IMS, UMR 5218, Bordeaux INP, France"],"affiliations":[{"raw_affiliation_string":"CNRS IMS, UMR 5218, Bordeaux INP, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031142198","display_name":"Christophe J\u00e9go","orcid":"https://orcid.org/0000-0001-5964-6277"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christophe Jego","raw_affiliation_strings":["CNRS IMS, UMR 5218, Bordeaux INP, France"],"affiliations":[{"raw_affiliation_string":"CNRS IMS, UMR 5218, Bordeaux INP, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036825859"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210157089","https://openalex.org/I4210160189"],"apc_list":null,"apc_paid":null,"fwci":0.2019,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57366222,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"661","last_page":"664"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7644702792167664},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.759231448173523},{"id":"https://openalex.org/keywords/additive-white-gaussian-noise","display_name":"Additive white Gaussian noise","score":0.678506076335907},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5657036304473877},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5393206477165222},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5085090398788452},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4173649549484253},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4141952395439148},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3816918730735779},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37543028593063354},{"id":"https://openalex.org/keywords/white-noise","display_name":"White noise","score":0.12005925178527832}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7644702792167664},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.759231448173523},{"id":"https://openalex.org/C169334058","wikidata":"https://www.wikidata.org/wiki/Q353292","display_name":"Additive white Gaussian noise","level":3,"score":0.678506076335907},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5657036304473877},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5393206477165222},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5085090398788452},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4173649549484253},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4141952395439148},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3816918730735779},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37543028593063354},{"id":"https://openalex.org/C112633086","wikidata":"https://www.wikidata.org/wiki/Q381287","display_name":"White noise","level":2,"score":0.12005925178527832},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8617872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1987528813","https://openalex.org/W1990842406","https://openalex.org/W2008818007","https://openalex.org/W2033532123","https://openalex.org/W2039858776","https://openalex.org/W2048798966","https://openalex.org/W2084134830","https://openalex.org/W2086688806","https://openalex.org/W2094998159","https://openalex.org/W2095595785","https://openalex.org/W2097774686","https://openalex.org/W2127673207","https://openalex.org/W2145194000","https://openalex.org/W2160495765","https://openalex.org/W2165112171","https://openalex.org/W2435516734","https://openalex.org/W2482246557","https://openalex.org/W2735521573","https://openalex.org/W3147919432","https://openalex.org/W4240267682","https://openalex.org/W4244885949","https://openalex.org/W4300223101","https://openalex.org/W6678992122","https://openalex.org/W6681476975","https://openalex.org/W6683490037"],"related_works":["https://openalex.org/W2101505280","https://openalex.org/W2079496017","https://openalex.org/W2017144313","https://openalex.org/W4313484792","https://openalex.org/W2130776882","https://openalex.org/W2105219044","https://openalex.org/W2760662689","https://openalex.org/W4313260457","https://openalex.org/W4282568311","https://openalex.org/W4210264611"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"rapid":[3],"prototyping":[4],"of":[5,65,74,81,117],"reliable,":[6],"flexible":[7],"and":[8,36,62],"high-speed":[9],"AWGN":[10],"hardware":[11,122],"architectures":[12,71,85,96,112],"are":[13,26,30,86,97,113],"presented.":[14],"To":[15],"do":[16],"so,":[17],"different":[18],"methods":[19,29],"to":[20,107],"generate":[21],"high":[22],"precision":[23],"Gaussian":[24,75],"noise":[25,76],"discussed.":[27],"These":[28],"compared":[31],"on":[32,52],"an":[33],"algorithmic":[34],"level":[35],"then":[37],"implemented":[38,98],"from":[39],"a":[40,79,120],"High":[41],"Level":[42],"Synthesis":[43],"(HLS)":[44],"tool.":[45],"Unlike":[46],"previous":[47],"works":[48],"that":[49],"have":[50],"focused":[51],"area-efficient":[53],"but":[54],"time-consuming":[55],"hand-made":[56,108],"architectures,":[57,109],"HLS":[58],"tools":[59],"enable":[60],"fast":[61],"reliable":[63,70],"design":[64,82],"architectures.":[66],"This":[67],"work":[68],"proposes":[69],"in":[72,115],"terms":[73,116],"quality":[77],"for":[78,92],"minimum":[80],"effort.":[83],"Designed":[84],"compliant":[87],"with":[88,119],"the":[89,110],"IEEE-754":[90],"standard":[91],"floating-point":[93],"arithmetic.":[94],"The":[95],"onto":[99],"field-programmable":[100],"gate":[101],"array":[102],"(FPGA)":[103],"Virtex-7":[104],"device.":[105],"Comparing":[106],"synthesized":[111],"similar":[114],"performance":[118],"reasonable":[121],"resources":[123],"overcost.":[124]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}