{"id":"https://openalex.org/W2912609586","doi":"https://doi.org/10.1109/icecs.2018.8617865","title":"A Framework for Automatic Generation of Fully Synthesizable ADPLL","display_name":"A Framework for Automatic Generation of Fully Synthesizable ADPLL","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2912609586","doi":"https://doi.org/10.1109/icecs.2018.8617865","mag":"2912609586"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2018.8617865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087643181","display_name":"Shinya Ubukata","orcid":null},"institutions":[{"id":"https://openalex.org/I165522056","display_name":"Tokyo Denki University","ror":"https://ror.org/01pa62v70","country_code":"JP","type":"education","lineage":["https://openalex.org/I165522056"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shinya Ubukata","raw_affiliation_strings":["Electrical and Electronic Engineering, Tokyo Denki University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Electrical and Electronic Engineering, Tokyo Denki University, Tokyo, Japan","institution_ids":["https://openalex.org/I165522056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103025045","display_name":"Satoshi Komatsu","orcid":"https://orcid.org/0000-0002-9180-9053"},"institutions":[{"id":"https://openalex.org/I165522056","display_name":"Tokyo Denki University","ror":"https://ror.org/01pa62v70","country_code":"JP","type":"education","lineage":["https://openalex.org/I165522056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Komatsu","raw_affiliation_strings":["Department of Electronic Engineering, Tokyo Denki University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tokyo Denki University, Tokyo, Japan","institution_ids":["https://openalex.org/I165522056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5087643181"],"corresponding_institution_ids":["https://openalex.org/I165522056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16465585,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"50","issue":null,"first_page":"57","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8217294216156006},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6896339654922485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6456358432769775},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5953046083450317},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5585240721702576},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.5020322799682617},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.47305312752723694},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4666215181350708},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.34296858310699463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20160052180290222},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11722487211227417}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8217294216156006},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6896339654922485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6456358432769775},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5953046083450317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5585240721702576},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.5020322799682617},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.47305312752723694},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4666215181350708},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.34296858310699463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20160052180290222},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11722487211227417},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C502989409","wikidata":"https://www.wikidata.org/wiki/Q11425","display_name":"Animation","level":2,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2018.8617865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2018.8617865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1989484081","https://openalex.org/W2120935131","https://openalex.org/W2147533202","https://openalex.org/W2294056064","https://openalex.org/W2568248536","https://openalex.org/W6647699734"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W1999170671","https://openalex.org/W2347235883","https://openalex.org/W2017031079"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"framework":[3,129],"that":[4,103],"can":[5,130],"generate":[6,88,131],"all":[7],"digital":[8],"PLL":[9,70],"(ADPLL)":[10],"from":[11],"the":[12,43,54,69,72,127],"design":[13,139],"specifications.":[14],"It":[15],"uses":[16],"double":[17],"loop":[18],"edge":[19,47],"injection":[20,48],"type":[21],"ADPLL[1]":[22],"with":[23,90,133],"phase":[24],"interpolation":[25],"oscillator.":[26],"A":[27],"calibration":[28],"logic":[29],"to":[30,53,82,87,96,108,121],"correct":[31],"errors":[32],"of":[33,42,68,113,125],"two":[34],"oscillators":[35],"is":[36],"introduced":[37],"based":[38],"on":[39],"[1].":[40],"Division":[41],"frequency":[44,60,93],"divider":[45],"and":[46,61,94,118],"timing":[49],"are":[50,64,77,106],"decided":[51],"according":[52],"given":[55,65],"specification.":[56],"Input":[57],"/":[58],"output":[59,98,111],"FCW":[62],"resolution":[63],"as":[66],"specifications":[67],"in":[71,136],"framework.":[73],"The":[74],"generation":[75],"time":[76],"1":[78,83],"minutes":[79,84],"13":[80],"seconds":[81,86],"38":[85],"PLLs":[89],"40MHz":[91],"input":[92],"170":[95],"1150MHz":[97],"frequencies.":[99],"Simulation":[100],"results":[101],"show":[102],"RMS":[104],"jitters":[105],"3.92":[107],"13.84ps":[109],"for":[110],"frequencies":[112],"200,":[114],"400,":[115],"600,":[116],"800,":[117],"1000MHz.":[119],"Compared":[120],"existing":[122],"manual":[123],"designs":[124],"PLL,":[126],"proposed":[128],"ADPLLs":[132],"comparative":[134],"performance":[135],"much":[137],"shorter":[138],"time.":[140]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}