{"id":"https://openalex.org/W2786848727","doi":"https://doi.org/10.1109/icecs.2017.8292078","title":"Exploring the use of parallel prefix adder topologies into approximate adder circuits","display_name":"Exploring the use of parallel prefix adder topologies into approximate adder circuits","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786848727","doi":"https://doi.org/10.1109/icecs.2017.8292078","mag":"2786848727"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2017.8292078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076693872","display_name":"Morgana Macedo","orcid":null},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Morgana Macedo","raw_affiliation_strings":["Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101846385","display_name":"Leonardo Bandeira Soares","orcid":"https://orcid.org/0000-0002-4678-9401"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leonardo Soares","raw_affiliation_strings":["Graduate Program on Microelectronics (PGMicro), Federal University of Rio Grande do SuI (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Microelectronics (PGMicro), Federal University of Rio Grande do SuI (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I126460647"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069135132","display_name":"Bianca Silveira","orcid":"https://orcid.org/0000-0002-5282-9801"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bianca Silveira","raw_affiliation_strings":["Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020740463","display_name":"Cl\u00e1udio Diniz","orcid":"https://orcid.org/0000-0002-5019-3715"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Claudio M. Diniz","raw_affiliation_strings":["Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0009-0009-2731-8864"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo A. C. da Costa","raw_affiliation_strings":["Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5076693872"],"corresponding_institution_ids":["https://openalex.org/I110676245"],"apc_list":null,"apc_paid":null,"fwci":1.0034,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.78948702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"298","last_page":"301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.945353627204895},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.7757007479667664},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7098454236984253},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7094495892524719},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.6691216230392456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5650927424430847},{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.5482571125030518},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.512328028678894},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5015568733215332},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3371080756187439},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1618027687072754},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1259954571723938},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12167584896087646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11564978957176208},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08828943967819214}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.945353627204895},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.7757007479667664},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7098454236984253},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7094495892524719},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6691216230392456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5650927424430847},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.5482571125030518},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.512328028678894},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5015568733215332},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3371080756187439},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1618027687072754},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1259954571723938},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12167584896087646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11564978957176208},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08828943967819214},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2017.8292078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1492686510","https://openalex.org/W1579004116","https://openalex.org/W1963965124","https://openalex.org/W2005865544","https://openalex.org/W2020217519","https://openalex.org/W2126044301","https://openalex.org/W2129394555","https://openalex.org/W2131647018","https://openalex.org/W2143462372","https://openalex.org/W2153331684","https://openalex.org/W2168543008","https://openalex.org/W2992103022","https://openalex.org/W4285719527","https://openalex.org/W6634717524","https://openalex.org/W6686168055"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W4299002946","https://openalex.org/W2950518102","https://openalex.org/W2516396101","https://openalex.org/W2953746839","https://openalex.org/W2370097872","https://openalex.org/W2112595260","https://openalex.org/W4295540194","https://openalex.org/W1993041309","https://openalex.org/W2064215635"],"abstract_inverted_index":{"Approximate":[0],"adders":[1,57,66,111,130,135],"are":[2],"usually":[3],"composed":[4],"of":[5,17,46,54,64,83,96,150],"two":[6,97],"parts,":[7],"i.e.,":[8,101],"the":[9,18,27,37,43,52,61,68,77,81,93,133],"imprecise":[10],"(approximate)":[11],"part,":[12,25],"which":[13],"is":[14],"a":[15,23,145],"set":[16],"least":[19],"significant":[20,30],"bits,":[21],"and":[22,73,89,107,116,127],"precise":[24,44,62,94],"with":[26,144],"remaining":[28],"most":[29],"bits.":[31],"Previous":[32],"works":[33],"have":[34],"exploited":[35],"only":[36],"ripple":[38],"carry":[39],"adder":[40],"(RCA)":[41],"in":[42,60,92,114],"part":[45,63,95],"approximate":[47,65,99,129],"adders.":[48],"This":[49],"paper":[50],"proposes":[51],"exploration":[53],"different":[55],"Parallel-Prefix":[56],"(PPA)":[58],"topologies":[59],"targeting":[67],"optimal":[69],"combination":[70],"between":[71],"performance":[72],"power":[74],"dissipation.":[75],"Besides":[76],"RCA,":[78],"we":[79],"evaluate":[80],"use":[82],"Brent-Kung,":[84],"Kogge-Stone,":[85],"Han":[86],"Carlson,":[87],"Ladner-Fisher,":[88],"Sklansky":[90],"PPAs":[91],"well-known":[98],"adders,":[100],"Error":[102],"Tolerant":[103],"Adder":[104],"I":[105],"(ETA-I)":[106],"Copy":[108],"adder.":[109],"The":[110],"were":[112],"described":[113],"VHDL":[115],"synthesized":[117],"to":[118,141],"45":[119],"nm":[120],"CMOS":[121],"technology.":[122],"Results":[123],"for":[124],"16-bit,":[125],"24-bit,":[126],"32-bit":[128],"show":[131],"that":[132],"PPA":[134],"can":[136],"improve":[137],"clock":[138],"frequency":[139],"up":[140],"2.22":[142],"times":[143],"maximum":[146],"energy":[147],"consumption":[148],"overhead":[149],"7.4%.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}