{"id":"https://openalex.org/W2786573357","doi":"https://doi.org/10.1109/icecs.2017.8292068","title":"Hardening C-elements against metastability","display_name":"Hardening C-elements against metastability","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786573357","doi":"https://doi.org/10.1109/icecs.2017.8292068","mag":"2786573357"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2017.8292068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042553884","display_name":"Leandro S. Heck","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Leandro S. Heck","raw_affiliation_strings":["Pont\u00edffcia Universidade Cat\u00f3lica do Rio Grande do Sul-Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pont\u00edffcia Universidade Cat\u00f3lica do Rio Grande do Sul-Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus T. Moreira","raw_affiliation_strings":["Pont\u00edffcia Universidade Cat\u00f3lica do Rio Grande do Sul-Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pont\u00edffcia Universidade Cat\u00f3lica do Rio Grande do Sul-Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ney L. V. Calazans","raw_affiliation_strings":["Pont\u00edffcia Universidade Cat\u00f3lica do Rio Grande do Sul-Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pont\u00edffcia Universidade Cat\u00f3lica do Rio Grande do Sul-Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5042553884"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.19384516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"314","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/metastability","display_name":"Metastability","score":0.8656741380691528},{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.7372926473617554},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6874109506607056},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6132333874702454},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5989516973495483},{"id":"https://openalex.org/keywords/bistability","display_name":"Bistability","score":0.5486043095588684},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5182121396064758},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5065604448318481},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.49546730518341064},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49305984377861023},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4908073842525482},{"id":"https://openalex.org/keywords/electrical-element","display_name":"Electrical element","score":0.4347872734069824},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41826269030570984},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3568018078804016},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.26312482357025146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24666926264762878},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22065949440002441},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2143087089061737},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20206469297409058},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.15394282341003418},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11284339427947998},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.08004039525985718}],"concepts":[{"id":"https://openalex.org/C89464430","wikidata":"https://www.wikidata.org/wiki/Q849516","display_name":"Metastability","level":2,"score":0.8656741380691528},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.7372926473617554},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6874109506607056},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6132333874702454},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5989516973495483},{"id":"https://openalex.org/C97292510","wikidata":"https://www.wikidata.org/wiki/Q2304620","display_name":"Bistability","level":2,"score":0.5486043095588684},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5182121396064758},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5065604448318481},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.49546730518341064},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49305984377861023},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4908073842525482},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.4347872734069824},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41826269030570984},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3568018078804016},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.26312482357025146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24666926264762878},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22065949440002441},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2143087089061737},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20206469297409058},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.15394282341003418},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11284339427947998},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.08004039525985718},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2017.8292068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2017.8292068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W158547848","https://openalex.org/W1483906753","https://openalex.org/W1982882557","https://openalex.org/W1995463539","https://openalex.org/W2027848067","https://openalex.org/W2030140619","https://openalex.org/W2040600359","https://openalex.org/W2061080621","https://openalex.org/W2071454715","https://openalex.org/W2093491063","https://openalex.org/W2099919186","https://openalex.org/W2102749815","https://openalex.org/W2117345564","https://openalex.org/W2120913745","https://openalex.org/W2125514963","https://openalex.org/W2130434989","https://openalex.org/W2148339609","https://openalex.org/W2153317824","https://openalex.org/W2224730418","https://openalex.org/W3140185268","https://openalex.org/W4233171134","https://openalex.org/W4237651616","https://openalex.org/W4253769920","https://openalex.org/W6606484313","https://openalex.org/W6629055141","https://openalex.org/W6675491793","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W4224217224","https://openalex.org/W3118640947","https://openalex.org/W1964519618","https://openalex.org/W4388308731","https://openalex.org/W1983353130","https://openalex.org/W1969697984","https://openalex.org/W2134183794","https://openalex.org/W2043271913","https://openalex.org/W1965850601","https://openalex.org/W2978427427"],"abstract_inverted_index":{"C-elements":[0,28,51,140],"are":[1,29,39,80],"non-standard":[2],"sequential":[3],"logic":[4],"gates":[5],"employed":[6],"in":[7,54,111,120,128],"the":[8,32,55,61,67,84,97,102,106,112],"design":[9],"of":[10,66,71,78,101,108],"e.g.":[11],"asynchronous":[12],"circuits,":[13],"clock":[14],"generators":[15],"and":[16,26,44,83],"radiation-hardened":[17],"circuits.":[18],"Like":[19],"any":[20],"other":[21],"bistable":[22],"component":[23],"as":[24],"flip-flops":[25,43],"latches,":[27,45],"susceptible":[30],"to":[31,69,95,99,134,141],"metastability":[33,52,70,100],"phenomenon":[34],"if":[35],"marginal":[36],"triggering":[37],"conditions":[38],"satisfied.":[40],"However,":[41],"unlike":[42],"little":[46],"research":[47],"has":[48],"specifically":[49],"addressed":[50],"issues":[53],"past.":[56],"This":[57],"work":[58],"proposes":[59],"for":[60],"first":[62],"time":[63,114],"an":[64],"investigation":[65],"susceptibility":[68],"four":[72,135],"distinct":[73],"C-element":[74],"circuit":[75],"architectures.":[76],"Three":[77],"these":[79,109],"classical":[81],"topologies":[82],"last":[85],"is":[86],"one":[87],"recently":[88],"proposed.":[89],"The":[90],"paper":[91],"also":[92],"suggests":[93],"optimizations":[94],"enhance":[96],"robustness":[98],"studied":[103],"structures,":[104],"showing":[105],"effects":[107],"changes":[110],"mean":[113],"between":[115],"failures":[116],"(MTBF),":[117],"considering":[118],"implementations":[119],"a":[121],"65":[122],"nm":[123],"technology.":[124],"Results":[125],"show":[126],"improvements":[127],"\u03c4":[129],"ranging":[130],"from":[131],"around":[132],"two":[133],"times,":[136],"when":[137],"comparing":[138],"baseline":[139],"their":[142],"hardened":[143],"versions.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}