{"id":"https://openalex.org/W2584753901","doi":"https://doi.org/10.1109/icecs.2016.7841277","title":"A data extraction and debugging framework for large-scale MPSoCs","display_name":"A data extraction and debugging framework for large-scale MPSoCs","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2584753901","doi":"https://doi.org/10.1109/icecs.2016.7841277","mag":"2584753901"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2016.7841277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018993514","display_name":"Marcelo Ruaro","orcid":"https://orcid.org/0000-0001-5995-435X"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Ruaro","raw_affiliation_strings":["Computer Science Department, PUCRS University, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, PUCRS University, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059851780","display_name":"Henrique Chamorra","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Henrique Chamorra","raw_affiliation_strings":["Computer Science Department, PUCRS University, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, PUCRS University, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000569301","display_name":"Felipe Rubin","orcid":"https://orcid.org/0000-0003-1612-078X"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe Rubin","raw_affiliation_strings":["Computer Science Department, PUCRS University, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, PUCRS University, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012146188","display_name":"Alexandre M. Amory","orcid":"https://orcid.org/0000-0001-8432-3162"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alexandre Amory","raw_affiliation_strings":["Computer Science Department, PUCRS University, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, PUCRS University, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando G. Moraes","raw_affiliation_strings":["Computer Science Department, PUCRS University, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, PUCRS University, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.6408,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70892873,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"616","last_page":"619"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.855768084526062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8272851705551147},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7843255996704102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5877436995506287},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5538849234580994},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4590967297554016},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.45802223682403564},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45289885997772217},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.44699278473854065},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20463883876800537}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.855768084526062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8272851705551147},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7843255996704102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5877436995506287},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5538849234580994},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4590967297554016},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.45802223682403564},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45289885997772217},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.44699278473854065},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20463883876800537}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2016.7841277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/1","display_name":"No poverty","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1983309225","https://openalex.org/W1990132715","https://openalex.org/W1991220937","https://openalex.org/W2033985677","https://openalex.org/W2059260279","https://openalex.org/W2063192887","https://openalex.org/W2082104121","https://openalex.org/W2085430948","https://openalex.org/W2089018592","https://openalex.org/W2113302371","https://openalex.org/W2130191375","https://openalex.org/W4250325754"],"related_works":["https://openalex.org/W1934552808","https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2293483919","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W4230458348","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Although":[0],"it":[1],"is":[2,14,113,155],"possible":[3],"to":[4,21,34,57,114,119,124,150,172],"design":[5],"and":[6,25,45,71,81,85,103,117,130],"manufacture":[7],"MPSoCs":[8],"with":[9],"hundreds":[10],"of":[11,83,110,127,134,170],"processors,":[12],"there":[13],"still":[15],"a":[16,53,76,91,147],"gap":[17],"in":[18,42,157,162],"the":[19,59,101,111,125,128,131,135,142],"ability":[20],"debug":[22],"hardware,":[23],"software,":[24],"applications":[26],"for":[27,62,79,100],"such":[28],"chips.":[29],"Current":[30],"state-of-the-art":[31],"works":[32],"related":[33],"MPSoC":[35,121,143,159,168],"debugging":[36,55,93,98],"suffer":[37],"from":[38],"poor":[39],"integration,":[40],"scalability":[41],"data":[43,48,105,138],"storage,":[44],"simple":[46],"graphical":[47,92],"representation.":[49],"This":[50],"work":[51],"proposes":[52],"modular":[54],"framework":[56,66,154],"aid":[58],"software":[60],"development":[61],"large-scale":[63],"MPSoCs.":[64],"The":[65,73,88,153],"contains":[67,75],"two":[68],"parts:":[69],"back-end":[70,74,129],"front-end.":[72],"generic":[77,116],"model":[78],"extraction":[80,139],"storage":[82],"communication":[84,102],"computation":[86,104],"data.":[87],"frontend":[89],"comprises":[90],"toolset,":[94],"which":[95],"provides":[96],"intuitive":[97],"tools":[99],"events.":[106],"A":[107,137],"key":[108],"point":[109],"proposal":[112],"be":[115],"applicable":[118],"different":[120],"architectures":[122],"due":[123],"decoupling":[126],"front-end":[132],"components":[133],"framework.":[136],"layer":[140],"abstracts":[141],"architecture":[144],"by":[145],"defining":[146],"standard":[148],"structure":[149],"database":[151],"insertion.":[152],"validated":[156],"an":[158],"platform":[160],"described":[161],"SystemC":[163],"RTL":[164],"(clock-cycle":[165],"accurate),":[166],"addressing":[167],"sizes":[169],"up":[171],"400":[173],"processors.":[174]},"counts_by_year":[{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}