{"id":"https://openalex.org/W2584638736","doi":"https://doi.org/10.1109/icecs.2016.7841266","title":"UTBB-FDSOI complementary logic for high quality analog signal processing","display_name":"UTBB-FDSOI complementary logic for high quality analog signal processing","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2584638736","doi":"https://doi.org/10.1109/icecs.2016.7841266","mag":"2584638736"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2016.7841266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110344093","display_name":"Zhaopeng Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Zhaopeng Wei","raw_affiliation_strings":["EpOC, University of Nice Sophia Antipolis, Biot, France"],"affiliations":[{"raw_affiliation_string":"EpOC, University of Nice Sophia Antipolis, Biot, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048605987","display_name":"Yves Leduc","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yves Leduc","raw_affiliation_strings":["EpOC, University of Nice Sophia Antipolis, Biot, France"],"affiliations":[{"raw_affiliation_string":"EpOC, University of Nice Sophia Antipolis, Biot, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053814554","display_name":"G. Jacquemod","orcid":"https://orcid.org/0000-0003-2915-7653"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gilles Jacquemod","raw_affiliation_strings":["EpOC, University of Nice Sophia Antipolis, Biot, France"],"affiliations":[{"raw_affiliation_string":"EpOC, University of Nice Sophia Antipolis, Biot, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009392678","display_name":"Emeric de Foucauld","orcid":"https://orcid.org/0000-0001-8710-941X"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emeric de Foucauld","raw_affiliation_strings":["CEA-LETI, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110344093"],"corresponding_institution_ids":["https://openalex.org/I201841394"],"apc_list":null,"apc_paid":null,"fwci":0.1709,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59468275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"572","last_page":"575"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6634128093719482},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6147493124008179},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5457765460014343},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5402403473854065},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5173977613449097},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5065773725509644},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.47905170917510986},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4787120819091797},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4260433614253998},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4175504744052887},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36608433723449707},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.33574187755584717},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3174874484539032},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.257698118686676},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1256338655948639},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.090920090675354}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6634128093719482},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6147493124008179},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5457765460014343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5402403473854065},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5173977613449097},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5065773725509644},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.47905170917510986},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4787120819091797},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4260433614253998},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4175504744052887},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36608433723449707},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.33574187755584717},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3174874484539032},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.257698118686676},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1256338655948639},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.090920090675354}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2016.7841266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2026302983","https://openalex.org/W2082335290","https://openalex.org/W2095626103","https://openalex.org/W2117956094","https://openalex.org/W2147872789","https://openalex.org/W2325360576","https://openalex.org/W6619649150"],"related_works":["https://openalex.org/W2085381517","https://openalex.org/W2132410050","https://openalex.org/W4284685595","https://openalex.org/W3013924136","https://openalex.org/W2121552467","https://openalex.org/W999775051","https://openalex.org/W4238211836","https://openalex.org/W2125901692","https://openalex.org/W2151256709","https://openalex.org/W2119142269"],"abstract_inverted_index":{"An":[0],"analog":[1],"clock":[2],"generator":[3],"built":[4],"with":[5],"complementary":[6],"logic":[7],"cells":[8],"in":[9],"UTBB-FDSOI":[10],"delivers":[11],"the":[12,33,44],"robust":[13],"symmetrical":[14],"clocks":[15],"required":[16],"to":[17,39,43],"control":[18],"high-performance":[19],"differential":[20],"switched-capacitor":[21],"circuits.":[22],"Using":[23],"back-gate":[24],"feedback":[25],"and":[26,30],"sizing":[27],"respecting":[28],"static":[29],"dynamic":[31],"symmetry,":[32],"proposed":[34],"solution":[35],"is":[36],"very":[37],"tolerant":[38],"process":[40],"inherent":[41],"variations":[42],"deep":[45],"nanometer":[46],"CMOS":[47],"processes.":[48]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}