{"id":"https://openalex.org/W2753327552","doi":"https://doi.org/10.1109/icecs.2016.7841228","title":"Discrete-time modelling and experimental validation of an all-digital PLL for clock-generating networks","display_name":"Discrete-time modelling and experimental validation of an all-digital PLL for clock-generating networks","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2753327552","doi":"https://doi.org/10.1109/icecs.2016.7841228","mag":"2753327552"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2016.7841228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031376924","display_name":"Eugene Koskin","orcid":"https://orcid.org/0000-0002-4253-0312"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Eugene Koskin","raw_affiliation_strings":["University College Dublin, School of Electrical and Electronic Engineering, Belfield Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin, School of Electrical and Electronic Engineering, Belfield Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5031376924"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":0.9188,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79222781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"434","last_page":"435"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.905948281288147},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8752577304840088},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6605714559555054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6496109366416931},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6214980483055115},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5339857935905457},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.514845073223114},{"id":"https://openalex.org/keywords/discrete-time-and-continuous-time","display_name":"Discrete time and continuous time","score":0.4305095076560974},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4291403591632843},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3644881248474121},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1944861114025116},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11741501092910767},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09465080499649048},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.08345723152160645},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08142298460006714}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.905948281288147},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8752577304840088},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6605714559555054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6496109366416931},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6214980483055115},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5339857935905457},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.514845073223114},{"id":"https://openalex.org/C55689738","wikidata":"https://www.wikidata.org/wiki/Q15963867","display_name":"Discrete time and continuous time","level":2,"score":0.4305095076560974},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4291403591632843},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3644881248474121},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1944861114025116},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11741501092910767},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09465080499649048},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.08345723152160645},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08142298460006714},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2016.7841228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2017720909","https://openalex.org/W2118232269","https://openalex.org/W2137807823","https://openalex.org/W2154332266"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2037276323","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"In":[0,46],"this":[1],"paper,":[2],"we":[3,21],"derive":[4],"a":[5,15,24,36,39,76,102,108],"mathematical":[6,68,91],"model":[7,20,49,69,78],"of":[8,35,41,58,89,101],"an":[9],"All-Digital":[10],"Phase-Locked":[11],"Loop":[12],"(ADPLL)":[13],"employing":[14],"time-to-digital":[16],"phase":[17],"detector.":[18],"The":[19,67,87],"suggest":[22],"represents":[23],"nonlinear":[25],"discrete-time":[26],"map":[27],"and":[28,61,64,83,92,106],"provides":[29],"significant":[30],"benefits":[31],"for":[32],"the":[33,48,56,59,90],"simulation":[34,88],"single":[37],"PLL,":[38],"network":[40],"PLLs":[42],"or":[43],"their":[44],"design.":[45],"particular,":[47],"allows":[50],"us":[51],"to":[52],"take":[53],"into":[54],"account":[55],"jitter":[57],"reference":[60],"local":[62],"clocks":[63],"other":[65],"noises.":[66],"(the":[70],"map)":[71],"is":[72],"then":[73],"compared":[74,97],"with":[75,98],"behavioural":[77,93],"implemented":[79],"in":[80],"MATLAB":[81],"Simulink":[82],"displays":[84],"identical":[85],"results.":[86],"models":[94],"are":[95],"further":[96],"experimental":[99],"measurements":[100],"65nm":[103],"CMOS":[104],"ADPLL":[105],"show":[107],"good":[109],"agreement.":[110]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}