{"id":"https://openalex.org/W2583382730","doi":"https://doi.org/10.1109/icecs.2016.7841182","title":"A power-efficient imprecise radix-4 multiplier applied to high resolution audio processing","display_name":"A power-efficient imprecise radix-4 multiplier applied to high resolution audio processing","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2583382730","doi":"https://doi.org/10.1109/icecs.2016.7841182","mag":"2583382730"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2016.7841182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064318827","display_name":"Guilherme Paim","orcid":"https://orcid.org/0000-0001-7809-9563"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]},{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Guilherme Paim","raw_affiliation_strings":["Electronic Engineering - Engineering Center (CEng), Federal University of Pelotas (UFPel)","Graduate Program in Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering - Engineering Center (CEng), Federal University of Pelotas (UFPel)","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101846385","display_name":"Leonardo Bandeira Soares","orcid":"https://orcid.org/0000-0002-4678-9401"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leonardo Soares","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048658572","display_name":"Julio F. R. Oliveira","orcid":null},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Julio F. R. Oliveira","raw_affiliation_strings":["Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0009-0009-2731-8864"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Costa","raw_affiliation_strings":["Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Graduate Program in Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics (PGMicro), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5064318827"],"corresponding_institution_ids":["https://openalex.org/I130442723","https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.610995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"261","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7304924726486206},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5923239588737488},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5865663290023804},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5347594022750854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5168431401252747},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5003001689910889},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4664109945297241},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4483790993690491},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.35076576471328735},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2905430793762207},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1734641194343567},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1186211109161377}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7304924726486206},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5923239588737488},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5865663290023804},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5347594022750854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5168431401252747},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5003001689910889},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4664109945297241},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4483790993690491},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.35076576471328735},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2905430793762207},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1734641194343567},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1186211109161377},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2016.7841182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W165339164","https://openalex.org/W1501277859","https://openalex.org/W1983849809","https://openalex.org/W2020217519","https://openalex.org/W2034332552","https://openalex.org/W2099502155","https://openalex.org/W2106484393","https://openalex.org/W2111683822","https://openalex.org/W3145549963"],"related_works":["https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W1493975478","https://openalex.org/W4317402486","https://openalex.org/W2120552212","https://openalex.org/W1650414576","https://openalex.org/W2081051399","https://openalex.org/W1888803177"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2,51],"an":[3,21,63],"power-efficient":[4],"imprecise":[5,22,41,64,95,181],"radix-4":[6,65,126],"multiplier":[7,17,66,81,96],"applied":[8],"to":[9,29,129,174,191,197,205],"filtering":[10],"Hi-Res":[11,169,212],"(High":[12],"Resolution)":[13],"audio.":[14],"The":[15,40,139,159,180],"proposed":[16,47],"was":[18,45],"based":[19],"on":[20],"2\u00d72":[23,42],"(m=2)":[24],"multiplication":[25,43],"block":[26,44],"in":[27,48,75,103,114,132,137,143,149,172],"order":[28,173],"implement":[30],"optimized":[31],"2's":[32],"complement":[33],"radix-2":[34,77,116],"<sup":[35,78,117],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[36,79,118],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sup>":[37,80,119],"array":[38],"multipliers.":[39],"previously":[46],"literature,":[49],"and":[50,145,186,193],"as":[52,99],"main":[53],"characteristic":[54],"a":[55,68,100],"tunable":[56],"error":[57],"that":[58],"enables":[59],"the":[60,76,83,93,115,198,203],"building":[61],"of":[62,71,89,112,189,209],"with":[67,109],"reduced":[69],"number":[70],"logic":[72],"gates.":[73],"Since":[74],"architecture":[82],"operands":[84],"are":[85,141,162],"split":[86],"into":[87],"groups":[88],"m":[90],"bits,":[91],"then,":[92],"m=2":[94],"is":[97],"used":[98,131],"basic":[101],"component":[102],"its":[104],"structure.":[105],"Our":[106],"work":[107],"deals":[108],"different":[110,124],"levels":[111],"approximation":[113],"multiplier.":[120],"We":[121],"present":[122,184],"four":[123],"approximate":[125],"multipliers":[127],"architectures":[128],"be":[130],"sequential":[133],"FIR":[134,182],"filters":[135,140,183],"implemented":[136],"hardware.":[138],"described":[142],"VHDL":[144],"synthesized":[146],"for":[147],"ASIC":[148],"Cadence":[150],"RTL":[151],"Compiler":[152],"tool":[153],"using":[154,164],"Nangate":[155],"45nm":[156],"standard":[157],"cells.":[158],"power":[160,177,187],"reports":[161],"evaluated":[163],"real":[165],"input":[166],"vectors":[167],"from":[168],"audio":[170,213],"sequences":[171],"obtain":[175],"valid":[176],"dissipation":[178],"results.":[179],"area":[185],"reductions":[188],"up":[190],"5.7%":[192],"12.5%":[194],"when":[195],"compared":[196],"precise":[199],"designs":[200],"without":[201],"compromising":[202],"Signal":[204],"Noise":[206],"Ratio":[207],"(SNR)":[208],"recorded":[210],"24-bit@192kHz":[211],"signals.":[214]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}