{"id":"https://openalex.org/W2584620833","doi":"https://doi.org/10.1109/icecs.2016.7841177","title":"Experimental demonstration of a Riemann Pump RF-DAC in 65 nm CMOS","display_name":"Experimental demonstration of a Riemann Pump RF-DAC in 65 nm CMOS","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2584620833","doi":"https://doi.org/10.1109/icecs.2016.7841177","mag":"2584620833"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2016.7841177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080774198","display_name":"Yoan Veyrac","orcid":"https://orcid.org/0000-0003-0509-570X"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yoan Veyrac","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, France","Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me","institution_ids":["https://openalex.org/I4210157089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090763602","display_name":"Fran\u00e7ois Rivet","orcid":"https://orcid.org/0000-0002-6003-4208"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Francois Rivet","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, France","Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me","institution_ids":["https://openalex.org/I4210157089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068662659","display_name":"Yann Deval","orcid":"https://orcid.org/0000-0002-7358-8904"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yann Deval","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, France","Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me","institution_ids":["https://openalex.org/I4210157089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4036,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.57592603,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"75a","issue":null,"first_page":"241","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7518186569213867},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6404186487197876},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5283516049385071},{"id":"https://openalex.org/keywords/pulse-generator","display_name":"Pulse generator","score":0.5162777304649353},{"id":"https://openalex.org/keywords/signal-generator","display_name":"Signal generator","score":0.4845234751701355},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4845101237297058},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4646873474121094},{"id":"https://openalex.org/keywords/data-conversion","display_name":"Data conversion","score":0.41736334562301636},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35168391466140747},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3392145037651062},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2891295552253723},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19645467400550842},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.11944445967674255},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08873796463012695}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7518186569213867},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6404186487197876},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5283516049385071},{"id":"https://openalex.org/C51319974","wikidata":"https://www.wikidata.org/wiki/Q3509564","display_name":"Pulse generator","level":3,"score":0.5162777304649353},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.4845234751701355},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4845101237297058},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4646873474121094},{"id":"https://openalex.org/C1232282","wikidata":"https://www.wikidata.org/wiki/Q1783551","display_name":"Data conversion","level":2,"score":0.41736334562301636},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35168391466140747},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3392145037651062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2891295552253723},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19645467400550842},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.11944445967674255},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08873796463012695},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icecs.2016.7841177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01552334v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01552334","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://icecs.isep.fr/","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"mag:2752565807","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/201702239167317151","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2029063976","https://openalex.org/W2039296895","https://openalex.org/W2051544452","https://openalex.org/W2055967119","https://openalex.org/W2093095114","https://openalex.org/W2104925954","https://openalex.org/W2105186332","https://openalex.org/W2127460197","https://openalex.org/W2148590742","https://openalex.org/W2202263470","https://openalex.org/W4237275858","https://openalex.org/W6657867747","https://openalex.org/W6675872981"],"related_works":["https://openalex.org/W3128433826","https://openalex.org/W2168529281","https://openalex.org/W978543704","https://openalex.org/W2378673986","https://openalex.org/W2371180536","https://openalex.org/W2387706796","https://openalex.org/W2391206061","https://openalex.org/W2385502811","https://openalex.org/W2978914987","https://openalex.org/W2027674118"],"abstract_inverted_index":{"This":[0,18,48],"article":[1],"presents":[2],"the":[3,15,30,33,37,40,45,54,69,83],"first":[4],"experimental":[5],"results":[6,67],"of":[7,22,32,39,53,71,82],"an":[8,51],"integrating":[9],"Radio-Frequency":[10],"DAC":[11,19],"(RF-DAC)":[12],"we":[13],"called":[14],"Riemann":[16],"Pump.":[17],"is":[20,90],"part":[21],"a":[23],"complete":[24],"waveform":[25],"generator":[26],"architecture":[27],"based":[28],"on":[29],"quantization":[31],"signal":[34,43],"variations":[35],"and":[36],"conversion":[38,64,80,97],"as-obtained":[41],"digital":[42],"into":[44,75],"analog":[46],"domain.":[47],"technique":[49],"provides":[50],"improvement":[52],"coding":[55],"efficiency":[56,81],"with":[57],"respect":[58],"to":[59],"conventional":[60],"pulse":[61],"code":[62],"modulation":[63],"schemes.":[65],"Measurement":[66],"confirm":[68],"feasibility":[70],"this":[72],"novel":[73],"topology":[74],"silicon":[76],"CMOS":[77,89],"technologies.":[78],"The":[79],"prototype":[84],"realized":[85],"in":[86],"65":[87],"nm":[88],"as":[91,93],"low":[92],"12":[94],"fJ":[95],"per":[96],"step.":[98]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}