{"id":"https://openalex.org/W2585853094","doi":"https://doi.org/10.1109/icecs.2016.7841170","title":"A multi-modulus divider with high sensitivity and extended division range in 0.18 \u03bcm BiCMOS","display_name":"A multi-modulus divider with high sensitivity and extended division range in 0.18 \u03bcm BiCMOS","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2585853094","doi":"https://doi.org/10.1109/icecs.2016.7841170","mag":"2585853094"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2016.7841170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841170","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109370108","display_name":"Martin Kreisig","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Martin Kreisig","raw_affiliation_strings":["Technische Universitat Dresden, Dresden, Sachsen, DE"],"affiliations":[{"raw_affiliation_string":"Technische Universitat Dresden, Dresden, Sachsen, DE","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013283394","display_name":"Mohammed El\u2010Shennawy","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohammed El-Shennawy","raw_affiliation_strings":["Chair for Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair for Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109370108"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68097859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.8428668975830078},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.5993971824645996},{"id":"https://openalex.org/keywords/current-divider","display_name":"Current divider","score":0.5822389125823975},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5069942474365234},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.4693779945373535},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4593809247016907},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.4532046616077423},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4152139723300934},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4038607180118561},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39881864190101624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3806321620941162},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3758619427680969},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3243614137172699},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.306083083152771},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.23889389634132385},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23378220200538635},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1606025993824005},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1404489278793335},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.13749250769615173},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12185752391815186},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.07660967111587524}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.8428668975830078},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.5993971824645996},{"id":"https://openalex.org/C97264828","wikidata":"https://www.wikidata.org/wiki/Q4157078","display_name":"Current divider","level":4,"score":0.5822389125823975},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5069942474365234},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.4693779945373535},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4593809247016907},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.4532046616077423},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4152139723300934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4038607180118561},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39881864190101624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3806321620941162},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3758619427680969},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3243614137172699},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.306083083152771},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.23889389634132385},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23378220200538635},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1606025993824005},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1404489278793335},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.13749250769615173},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12185752391815186},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.07660967111587524},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2016.7841170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841170","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8100000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1585336285","https://openalex.org/W2033836656","https://openalex.org/W2057759113","https://openalex.org/W2139124601","https://openalex.org/W2139625690","https://openalex.org/W2219200284","https://openalex.org/W2311658056"],"related_works":["https://openalex.org/W1968508814","https://openalex.org/W1980674890","https://openalex.org/W2278825048","https://openalex.org/W2119913708","https://openalex.org/W1544944064","https://openalex.org/W2366057978","https://openalex.org/W2786631194","https://openalex.org/W2022195966","https://openalex.org/W3144043557","https://openalex.org/W2347235883"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"an":[3,68,130,149],"integer-N":[4,16],"divider":[5,17,50,111],"based":[6],"on":[7],"multi-modulus":[8],"frequency":[9,70,105],"dividers":[10],"(MMDs)":[11],"which":[12,91],"covers":[13],"a":[14,52,98,121,134],"continuous":[15],"ratio":[18],"range":[19,71],"of":[20,55,72,133,151],"8":[21],"to":[22,75,94],"127":[23],"and":[24,35,61,128],"was":[25,118],"built":[26],"using":[27],"current":[28,144],"mode":[29],"logic":[30,58,64],"(CML).":[31],"A":[32],"new":[33],"powerful":[34],"simple":[36],"modulus":[37],"extension":[38],"for":[39,42],"MMDs":[40],"optimized":[41],"fast":[43],"CML":[44],"implementations":[45],"is":[46,51,83,92,106,129],"demonstrated.":[47],"The":[48,101,116],"proposed":[49],"hybrid":[53],"composition":[54],"emitter":[56],"coupled":[57,63],"(ECL)":[59],"stages":[60],"source":[62],"(SCL)":[65],"stages.":[66],"Along":[67],"input":[69,80,104],"1":[73],"GHz":[74,77,108],"7.5":[76],"the":[78,110,142],"needed":[79],"voltage":[81],"level":[82],"less":[84,152],"than":[85,153],"45":[86],"mV":[87],"<sub":[88],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[89,157],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">PP</sub>":[90],"equivalent":[93],"-20":[95],"dBm":[96],"at":[97],"100\u03a9":[99],"load.":[100],"maximum":[102],"operating":[103],"8.1":[107],"while":[109],"consumes":[112],"only":[113],"18.4":[114],"mW.":[115],"circuit":[117,138],"implemented":[119],"in":[120],"low":[122],"cost":[123],"180":[124],"nm":[125],"BiCMOS":[126],"process":[127],"essential":[131],"part":[132],"phase":[135],"looked":[136],"loop":[137],"(PLL).":[139],"Together":[140],"with":[141],"controllable":[143],"biasing":[145],"circuitry":[146],"it":[147],"occupies":[148],"area":[150],"0.09":[154],"mm":[155],"<sup":[156],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[158],".":[159]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}