{"id":"https://openalex.org/W2585585113","doi":"https://doi.org/10.1109/icecs.2016.7841150","title":"A hierarchical design automation concept for analog circuits","display_name":"A hierarchical design automation concept for analog circuits","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2585585113","doi":"https://doi.org/10.1109/icecs.2016.7841150","mag":"2585585113"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2016.7841150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047038875","display_name":"G\u00f6nen\u00e7 Berkol","orcid":"https://orcid.org/0000-0003-0461-0693"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Gonenc Berkol","raw_affiliation_strings":["Eindhoven University of Technology, Eindhoven, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048055344","display_name":"Eng\u00edn Afacan","orcid":"https://orcid.org/0000-0002-1581-3894"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Engin Afacan","raw_affiliation_strings":["Bogazici University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052669741","display_name":"G\u00fcnhan D\u00fcndar","orcid":"https://orcid.org/0000-0003-2044-2706"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Gunhan Dundar","raw_affiliation_strings":["Bogazici University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051991047","display_name":"E. V. Fernandez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. V. Fernandez","raw_affiliation_strings":["IMSE, CSIC and University of Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"IMSE, CSIC and University of Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047038875"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.16543306,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"2016","issue":null,"first_page":"133","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7250123023986816},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.7203461527824402},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.624388575553894},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5745150446891785},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5573839545249939},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5430878400802612},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5256974697113037},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5201285481452942},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4943835735321045},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.47250282764434814},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.46459174156188965},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42304667830467224},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.3341708779335022},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19620731472969055},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17870503664016724},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16846033930778503},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09848755598068237},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09251868724822998},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08753553032875061}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7250123023986816},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.7203461527824402},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.624388575553894},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5745150446891785},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5573839545249939},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5430878400802612},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5256974697113037},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5201285481452942},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4943835735321045},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.47250282764434814},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.46459174156188965},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42304667830467224},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.3341708779335022},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19620731472969055},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17870503664016724},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16846033930778503},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09848755598068237},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09251868724822998},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08753553032875061},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/icecs.2016.7841150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/a8683001-87f3-440a-9013-c965dfcecbc6","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/a8683001-87f3-440a-9013-c965dfcecbc6","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Berkol, G, Afacan, E, Dundar, G & Fernandez, E V 2017, A hierarchical design automation concept for analog circuits. in 2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016., 7841150, Institute of Electrical and Electronics Engineers, Piscataway, pp. 133-136, 23rd IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016, Monte Carlo, Monaco, 11/12/16. https://doi.org/10.1109/ICECS.2016.7841150","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:library.tue.nl:900714","is_oa":false,"landing_page_url":"http://repository.tue.nl/900714","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:tue:oai:pure.tue.nl:publications/a8683001-87f3-440a-9013-c965dfcecbc6","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/a8683001-87f3-440a-9013-c965dfcecbc6","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016, 133 - 136","raw_type":"info:eu-repo/semantics/conferencepaper"},{"id":"mag:2747670872","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702258388260096","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1966755218","https://openalex.org/W1975150031","https://openalex.org/W1999721897","https://openalex.org/W2115634829","https://openalex.org/W2121112734","https://openalex.org/W2131926267","https://openalex.org/W2140825526","https://openalex.org/W2141776905","https://openalex.org/W2161529113","https://openalex.org/W3140458074","https://openalex.org/W4231856571","https://openalex.org/W4254190763"],"related_works":["https://openalex.org/W272196929","https://openalex.org/W2031988291","https://openalex.org/W79361312","https://openalex.org/W4327500672","https://openalex.org/W2120134802","https://openalex.org/W2004007638","https://openalex.org/W4254376970","https://openalex.org/W4399206442","https://openalex.org/W4313484792","https://openalex.org/W2112020413"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,50],"new":[4],"approach":[5,52],"to":[6,20,97],"hierarchically":[7],"synthesize":[8],"analog":[9],"circuits.":[10],"In":[11],"general,":[12],"behavioral":[13,34,57],"models":[14,35,58],"are":[15,27,59,70,82],"preferred":[16],"at":[17,61],"intermediate":[18],"levels":[19],"reduce":[21],"total":[22],"synthesis":[23,75],"time.":[24],"However,":[25],"there":[26],"problems":[28],"associated":[29],"with":[30],"the":[31,40,74,99,102],"usage":[32],"of":[33,80,101],"such":[36],"as":[37,94],"significantly":[38],"sacrificing":[39],"accuracy":[41],"and":[42,67],"costly":[43],"preparation":[44],"time":[45],"for":[46],"model":[47],"generation.":[48],"Therefore,":[49],"model-free":[51],"is":[53,92],"proposed,":[54],"in":[55],"which":[56],"eliminated":[60],"higher":[62],"level.":[63],"Top":[64],"level":[65],"specifications":[66],"sub-block":[68],"performances":[69],"optimized":[71],"simultaneously":[72],"during":[73],"process,":[76],"where":[77],"performance":[78],"requirements":[79],"sub-blocks":[81],"arranged":[83],"automatically.":[84],"A":[85],"third":[86],"order":[87],"low":[88],"pass":[89],"Butterworth":[90],"filter":[91],"used":[93],"an":[95],"example":[96],"show":[98],"effectiveness":[100],"proposed":[103],"approach.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}