{"id":"https://openalex.org/W2584839468","doi":"https://doi.org/10.1109/icecs.2016.7841140","title":"RapidLink: A network-on-chip architecture with double-data-rate links","display_name":"RapidLink: A network-on-chip architecture with double-data-rate links","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2584839468","doi":"https://doi.org/10.1109/icecs.2016.7841140","mag":"2584839468"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2016.7841140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052539927","display_name":"\u0391\u03bd\u03b1\u03c3\u03c4\u03ac\u03c3\u03b9\u03bf\u03c2 \u03a8\u03b1\u03c1\u03c1\u03ac\u03c2","orcid":"https://orcid.org/0000-0001-6151-9242"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Anastasios Psarras","raw_affiliation_strings":["Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085079426","display_name":"Savvas Moisidis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Savvas Moisidis","raw_affiliation_strings":["Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074704256","display_name":"Giorgos Dimitrakopoulos","orcid":"https://orcid.org/0000-0003-3688-7865"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Giorgos Dimitrakopoulos","raw_affiliation_strings":["Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052539927"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":0.2895,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66800318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.7039489150047302},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7016016840934753},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6546931266784668},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6193608641624451},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5087671875953674},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.503398597240448},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4441908597946167},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.4433770477771759},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4347369074821472},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42784231901168823},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.4199720025062561},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3730863034725189},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3478847146034241},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3316888213157654},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13581553101539612},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08831021189689636}],"concepts":[{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.7039489150047302},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7016016840934753},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6546931266784668},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6193608641624451},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5087671875953674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.503398597240448},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4441908597946167},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.4433770477771759},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4347369074821472},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42784231901168823},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.4199720025062561},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3730863034725189},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3478847146034241},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3316888213157654},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13581553101539612},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08831021189689636},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2016.7841140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2016.7841140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2020380328","https://openalex.org/W2021425055","https://openalex.org/W2023397942","https://openalex.org/W2024156769","https://openalex.org/W2034826265","https://openalex.org/W2042403414","https://openalex.org/W2085102308","https://openalex.org/W2094095742","https://openalex.org/W2094242420","https://openalex.org/W2096169320","https://openalex.org/W2107299528","https://openalex.org/W2126630144","https://openalex.org/W2142415447","https://openalex.org/W2161884300","https://openalex.org/W2334976892","https://openalex.org/W2358486300","https://openalex.org/W2361241452","https://openalex.org/W4240787166","https://openalex.org/W6678367678","https://openalex.org/W6702954440"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2545310974","https://openalex.org/W1966325333","https://openalex.org/W2108200233"],"abstract_inverted_index":{"Various":[0],"state-of-the-art":[1],"Network-on-Chip":[2],"(NoC)":[3],"architectures,":[4],"employing":[5],"either":[6],"low-or":[7],"high-radix":[8],"topologies,":[9],"have":[10],"exploited":[11],"the":[12,40,49,95,99,110],"speed":[13,56],"provided":[14],"by":[15,39],"on-chip":[16],"wires":[17],"-":[18,23],"after":[19],"appropriate":[20],"wire":[21],"engineering":[22],"to":[24,57,72],"transfer":[25,59],"flits":[26,60],"over":[27],"longer":[28],"distances":[29],"in":[30,76],"a":[31,73,78,118],"single":[32],"clock":[33,79],"cycle.":[34],"In":[35],"this":[36],"work,":[37],"motivated":[38],"same":[41],"principle":[42],"of":[43,67,98,112],"fast":[44],"link":[45,85],"traversal,":[46],"we":[47],"propose":[48],"RapidLink":[50,87,113],"NoC":[51,120],"architecture,":[52],"which":[53],"exploits":[54],"said":[55],"rapidly":[58],"between":[61],"adjacent":[62],"routers":[63],"(connected":[64],"with":[65],"links":[66],"reasonable":[68],"short-to-medium":[69],"length,":[70],"up":[71],"few":[74],"millimeters)":[75],"half":[77],"cycle,":[80],"thereby":[81],"enabling":[82],"Double-Data-Rate":[83],"(DDR)":[84],"traversal.":[86],"can":[88],"markedly":[89],"increase":[90],"network":[91,103],"performance,":[92],"without":[93],"increasing":[94],"area/power":[96],"cost":[97],"NoC.":[100],"Extensive":[101],"cycle-accurate":[102],"simulations":[104],"and":[105,114],"hardware":[106],"implementation":[107],"results":[108],"demonstrate":[109],"efficiency":[111],"its":[115],"potential":[116],"as":[117],"scalable":[119],"architecture.":[121]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}