{"id":"https://openalex.org/W2306955220","doi":"https://doi.org/10.1109/icecs.2015.7440403","title":"An evaluation of BTI degradation of 32nm standard cells","display_name":"An evaluation of BTI degradation of 32nm standard cells","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2306955220","doi":"https://doi.org/10.1109/icecs.2015.7440403","mag":"2306955220"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440403","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440403","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030525902","display_name":"Rafael B. Schivittz","orcid":null},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Rafael B. Schivittz","raw_affiliation_strings":["Centro de Ci\u00eancias Computacionais - C3, Universidade Federal do Rio Grande - FURG, Rio Grande, Brasil"],"affiliations":[{"raw_affiliation_string":"Centro de Ci\u00eancias Computacionais - C3, Universidade Federal do Rio Grande - FURG, Rio Grande, Brasil","institution_ids":["https://openalex.org/I126460647"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016825373","display_name":"Cristina Meinhardt","orcid":"https://orcid.org/0000-0003-1088-1000"},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Cristina Meinhardt","raw_affiliation_strings":["Centro de Ci\u00eancias Computacionais - C3, Universidade Federal do Rio Grande - FURG, Rio Grande, Brasil"],"affiliations":[{"raw_affiliation_string":"Centro de Ci\u00eancias Computacionais - C3, Universidade Federal do Rio Grande - FURG, Rio Grande, Brasil","institution_ids":["https://openalex.org/I126460647"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062131940","display_name":"Paulo F. Butzen","orcid":"https://orcid.org/0000-0003-1587-7596"},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Paulo F. Butzen","raw_affiliation_strings":["Centro de Ci\u00eancias Computacionais - C3, Universidade Federal do Rio Grande - FURG, Rio Grande, Brasil"],"affiliations":[{"raw_affiliation_string":"Centro de Ci\u00eancias Computacionais - C3, Universidade Federal do Rio Grande - FURG, Rio Grande, Brasil","institution_ids":["https://openalex.org/I126460647"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030525902"],"corresponding_institution_ids":["https://openalex.org/I126460647"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14674874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"661","last_page":"664"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.7145881652832031},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.7038311958312988},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6687873005867004},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6570713520050049},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6520572900772095},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6455880999565125},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5955216884613037},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.594114363193512},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5595130920410156},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5515706539154053},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.5278394222259521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.520694375038147},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5189061760902405},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4828417897224426},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.44926121830940247},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4361411929130554},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4135562777519226},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31593960523605347},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3144046366214752},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2767407298088074},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2132464349269867},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1255517601966858},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.0997559130191803}],"concepts":[{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.7145881652832031},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.7038311958312988},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6687873005867004},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6570713520050049},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6520572900772095},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6455880999565125},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5955216884613037},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.594114363193512},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5595130920410156},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5515706539154053},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.5278394222259521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.520694375038147},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5189061760902405},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4828417897224426},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.44926121830940247},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4361411929130554},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4135562777519226},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31593960523605347},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3144046366214752},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2767407298088074},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2132464349269867},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1255517601966858},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0997559130191803},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440403","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440403","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1999919743","https://openalex.org/W2022575517","https://openalex.org/W2066698193","https://openalex.org/W2069345435","https://openalex.org/W2081890843","https://openalex.org/W2099679924","https://openalex.org/W2106119416","https://openalex.org/W2122757690","https://openalex.org/W2134777311","https://openalex.org/W2139286506","https://openalex.org/W2141565132","https://openalex.org/W2160047208","https://openalex.org/W2326077436"],"related_works":["https://openalex.org/W2181952921","https://openalex.org/W1933196597","https://openalex.org/W1970920853","https://openalex.org/W2137509664","https://openalex.org/W2099679924","https://openalex.org/W2738622559","https://openalex.org/W1977755957","https://openalex.org/W2147987109","https://openalex.org/W2115165828","https://openalex.org/W1982822282"],"abstract_inverted_index":{"Aging":[0],"effects":[1],"has":[2],"become":[3],"a":[4,34,41,63,73],"critical":[5],"reliability":[6],"constraints":[7],"in":[8,52],"nanometer":[9],"circuits.":[10],"The":[11,56],"major":[12],"aging":[13,92],"mechanism":[14],"is":[15,82],"the":[16,23,45,59,66,86],"BTI":[17,50],"(Bias":[18],"Temperature":[19],"Instability),":[20],"which":[21],"increases":[22],"transistor":[24],"threshold":[25],"voltage,":[26],"reducing":[27],"system":[28],"operation":[29],"frequency":[30],"and":[31],"may":[32],"generate":[33],"circuit":[35],"timing":[36],"violation.":[37],"This":[38,80],"work":[39,57],"presents":[40],"tool":[42],"that":[43],"estimates":[44],"delay":[46,60],"degradation":[47,61],"due":[48,90],"to":[49,84,91,97],"effect":[51],"CMOS":[53],"logic":[54],"gates.":[55],"evaluates":[58],"of":[62,65],"set":[64],"most":[67],"frequently":[68],"used":[69,83],"combinational":[70],"gates":[71,89],"from":[72],"32nm":[74],"standard":[75],"library":[76],"for":[77],"different":[78],"lifetimes.":[79],"information":[81,96],"define":[85],"more":[87],"sensible":[88],"effect,":[93],"providing":[94],"important":[95],"designer.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}