{"id":"https://openalex.org/W2219652572","doi":"https://doi.org/10.1109/icecs.2015.7440396","title":"An FPGA-based accelerator for rapid simulation of SC decoding of polar codes","display_name":"An FPGA-based accelerator for rapid simulation of SC decoding of polar codes","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2219652572","doi":"https://doi.org/10.1109/icecs.2015.7440396","mag":"2219652572"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440396","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/214753","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026879765","display_name":"Johannes W\u00fcthrich","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Johannes Wuthrich","raw_affiliation_strings":["Telecommunications Circuits Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075502847","display_name":"Alexios Balatsoukas\u2010Stimming","orcid":"https://orcid.org/0000-0002-6721-4666"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alexios Balatsoukas-Stimming","raw_affiliation_strings":["Telecommunications Circuits Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunications Circuits Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5026879765"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.6761,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7545996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"633","last_page":"636"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7662715911865234},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7541475296020508},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7024784088134766},{"id":"https://openalex.org/keywords/code-word","display_name":"Code word","score":0.6196297407150269},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4946443736553192},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.45864230394363403},{"id":"https://openalex.org/keywords/polar","display_name":"Polar","score":0.45758217573165894},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4522077739238739},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.4498046934604645},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44174402952194214},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.43905389308929443},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4358747899532318},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.43283557891845703},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.41020795702934265},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3856319785118103},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13098785281181335},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10213953256607056},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1004372239112854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7662715911865234},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7541475296020508},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7024784088134766},{"id":"https://openalex.org/C153207627","wikidata":"https://www.wikidata.org/wiki/Q863873","display_name":"Code word","level":3,"score":0.6196297407150269},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4946443736553192},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.45864230394363403},{"id":"https://openalex.org/C29705727","wikidata":"https://www.wikidata.org/wiki/Q294562","display_name":"Polar","level":2,"score":0.45758217573165894},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4522077739238739},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4498046934604645},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44174402952194214},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.43905389308929443},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4358747899532318},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.43283557891845703},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.41020795702934265},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3856319785118103},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13098785281181335},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10213953256607056},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1004372239112854},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2015.7440396","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:214753","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/121901","pdf_url":"http://infoscience.epfl.ch/record/214753","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:214753","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/121901","pdf_url":"http://infoscience.epfl.ch/record/214753","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2219652572.pdf","grobid_xml":"https://content.openalex.org/works/W2219652572.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1968235906","https://openalex.org/W2010365725","https://openalex.org/W2022608548","https://openalex.org/W2150498905","https://openalex.org/W2163509114","https://openalex.org/W2264909905","https://openalex.org/W2963024103"],"related_works":["https://openalex.org/W88624181","https://openalex.org/W2910428196","https://openalex.org/W2079496017","https://openalex.org/W2369939250","https://openalex.org/W2885615566","https://openalex.org/W2188483360","https://openalex.org/W2357970758","https://openalex.org/W3148717199","https://openalex.org/W4210705982","https://openalex.org/W2547138538"],"abstract_inverted_index":{"In":[0],"this":[1,75],"paper":[2],"we":[3,98],"present":[4],"an":[5],"FPGA-based":[6],"system":[7,22],"for":[8],"rapid":[9],"frame":[10,94],"error":[11,95],"rate":[12,38,144],"simulations":[13,126],"of":[14,18,36,40,67,83,127,135,145],"successive":[15,85],"cancellation":[16,86],"decoding":[17],"polar":[19,34],"codes.":[20],"Our":[21],"is":[23,59,78,130],"implemented":[24],"on":[25,48],"a":[26,65,101,143],"Xilinx":[27],"Virtex-7":[28],"XC7VX485T":[29],"FPGA":[30],"and":[31,39,104],"it":[32],"supports":[33],"codes":[35],"any":[37],"blocklength":[41],"up":[42],"to":[43,122],"N":[44,56],"=":[45,57],"1024":[46,58],"bits":[47],"that":[49,73,79],"device.":[50],"The":[51,70],"supported":[52],"simulation":[53],"speed":[54],"with":[55],"108":[60],"codewords":[61],"per":[62,115,149],"second":[63],"at":[64,142],"frequency":[66],"100":[68],"MHz.":[69],"key":[71],"idea":[72],"enables":[74],"high":[76],"throughput":[77],"the":[80,84,93,118,128],"feedback":[81],"part":[82],"decoder":[87,108,129],"can":[88,99,110],"be":[89],"ignored":[90],"when":[91],"evaluating":[92],"rate.":[96],"Thus,":[97],"implement":[100],"heavily":[102],"parallelized":[103],"deeply":[105],"pipelined":[106],"SC":[107],"which":[109],"output":[111],"one":[112],"decoded":[113],"codeword":[114],"cycle.":[116],"Moreover,":[117],"random":[119,139],"input":[120],"required":[121],"perform":[123],"Monte":[124],"Carlo":[125],"generated":[131],"on-chip":[132],"by":[133],"means":[134],"free-running":[136],"XOR-based":[137],"true":[138],"number":[140],"generators":[141],"approximately":[146],"1":[147],"Terasamples":[148],"second.":[150]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}