{"id":"https://openalex.org/W2307613100","doi":"https://doi.org/10.1109/icecs.2015.7440385","title":"Parameterized test patterns methodology for layout design rule checking verification","display_name":"Parameterized test patterns methodology for layout design rule checking verification","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2307613100","doi":"https://doi.org/10.1109/icecs.2015.7440385","mag":"2307613100"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057403568","display_name":"Mohamed Tantawy","orcid":null},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Mohamed Tantawy","raw_affiliation_strings":["Nano-electronics Integrated Systems Center (NISC), Nile University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Nano-electronics Integrated Systems Center (NISC), Nile University, Cairo, Egypt","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009910243","display_name":"Rafik Guindi","orcid":null},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Rafik Guindi","raw_affiliation_strings":["Nano-electronics Integrated Systems Center (NISC), Nile University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Nano-electronics Integrated Systems Center (NISC), Nile University, Cairo, Egypt","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000468193","display_name":"Mohamed Dessouky","orcid":"https://orcid.org/0000-0003-3829-6284"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["Mentor Graphics Corporation, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Cairo, Egypt","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110139076","display_name":"Mohamed Al-Imam","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Al-Imam","raw_affiliation_strings":["Mentor Graphics Corporation, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Cairo, Egypt","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057403568"],"corresponding_institution_ids":["https://openalex.org/I57629906"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63107146,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"588","last_page":"591"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.730596125125885},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.7142825126647949},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6243787407875061},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5717756748199463},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5403525829315186},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.537757396697998},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5068283677101135},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5024986267089844},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.45679688453674316},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4557563364505768},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.4342249035835266},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4190021753311157},{"id":"https://openalex.org/keywords/iterative-design","display_name":"Iterative design","score":0.4185168147087097},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.24897116422653198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23679739236831665},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1966242492198944},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18883982300758362},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09758740663528442}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.730596125125885},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.7142825126647949},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6243787407875061},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5717756748199463},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5403525829315186},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.537757396697998},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5068283677101135},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5024986267089844},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.45679688453674316},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4557563364505768},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.4342249035835266},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4190021753311157},{"id":"https://openalex.org/C106246047","wikidata":"https://www.wikidata.org/wiki/Q4928435","display_name":"Iterative design","level":3,"score":0.4185168147087097},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.24897116422653198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23679739236831665},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1966242492198944},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18883982300758362},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09758740663528442},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1604537396","https://openalex.org/W1967616151","https://openalex.org/W1969410029","https://openalex.org/W2072331977","https://openalex.org/W2161847617"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W3120172095","https://openalex.org/W4301348901","https://openalex.org/W2962898432","https://openalex.org/W3036403349","https://openalex.org/W2059150015","https://openalex.org/W2350806125","https://openalex.org/W2535719568"],"abstract_inverted_index":{"Design":[0,10,33,107],"rules":[1,29,34,63,83,108,118,132],"verification":[2,88,169,185,194],"is":[3,21,105,156],"an":[4],"essential":[5],"stage":[6],"in":[7,72,102,184],"the":[8,22,27,44,57,70,93,97,103,106,130,144,150,165,168,173,181],"Process":[9],"Kit":[11],"(PDK)":[12],"release":[13,94],"for":[14,142],"any":[15,25],"fab.":[16],"Since":[17],"achieving":[18],"high":[19,78],"yield":[20,79],"target":[23],"of":[24,59,92,149,167,188],"fab,":[26],"design":[28,62,82,117,123,131],"should":[30],"ensure":[31],"this.":[32],"violations":[35],"happening":[36],"after":[37],"fabrication":[38],"lead":[39],"to":[40,129,163,186],"disastrous":[41],"results":[42],"on":[43],"mask":[45],"sets":[46],"as":[47,49,119,121,176],"well":[48,120],"increased":[50],"cost":[51],"and":[52,64,80,96,134,160,171],"delayed":[53],"schedules.":[54],"Here":[55],"comes":[56],"importance":[58],"verifying":[60],"these":[61],"making":[65],"sure":[66],"that":[67,75],"they":[68],"represent":[69],"process":[71,89,104,170],"a":[73,77,139],"manner":[74],"achieves":[76],"detects":[81],"issues":[84],"early":[85],"on.":[86],"The":[87],"consumes":[90],"60%":[91],"cycle":[95],"most":[98,145],"time":[99,146,182],"consuming":[100,147],"step":[101],"checking":[109],"(DRC)":[110,151],"verification.":[111,135],"Advanced":[112],"technology":[113],"nodes":[114],"introduced":[115],"stricter":[116],"new":[122],"techniques,":[124],"which":[125,155],"added":[126],"more":[127],"complexity":[128],"development":[133],"This":[136],"paper":[137],"presents":[138],"novel":[140],"flow":[141],"automating":[143],"part":[148],"rule":[152],"decks":[153],"verification,":[154],"test":[157],"cases":[158],"creation":[159],"allows":[161],"users":[162],"enhance":[164],"quality":[166],"increase":[172],"testing":[174],"coverage":[175],"well.":[177],"And":[178],"eventually":[179],"reduces":[180],"consumed":[183],"26%":[187],"what":[189],"it":[190],"was":[191],"using":[192],"conventional":[193],"methods.":[195]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}