{"id":"https://openalex.org/W2302943239","doi":"https://doi.org/10.1109/icecs.2015.7440379","title":"A variable interval enhanced jitter tolerant programmable bandwidth blind-oversampling CDR for multi-gigabit rates","display_name":"A variable interval enhanced jitter tolerant programmable bandwidth blind-oversampling CDR for multi-gigabit rates","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2302943239","doi":"https://doi.org/10.1109/icecs.2015.7440379","mag":"2302943239"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046712322","display_name":"Sushrant Monga","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sushrant Monga","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005973765","display_name":"Shouri Chatterjee","orcid":"https://orcid.org/0000-0001-5886-2445"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shouri Chatterjee","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5046712322"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14570235,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"563","last_page":"566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.8453726768493652},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.838874101638794},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6375598311424255},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6168947815895081},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5460255146026611},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.48914411664009094},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4869140386581421},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3755432069301605},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.3736702799797058},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.35968321561813354},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2121042013168335},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12315049767494202},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10825410485267639}],"concepts":[{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.8453726768493652},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.838874101638794},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6375598311424255},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6168947815895081},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5460255146026611},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.48914411664009094},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4869140386581421},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3755432069301605},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3736702799797058},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.35968321561813354},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2121042013168335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12315049767494202},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10825410485267639}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2003473732","https://openalex.org/W2096729557","https://openalex.org/W2097919284","https://openalex.org/W2105638302","https://openalex.org/W2113608937","https://openalex.org/W2116902131","https://openalex.org/W2153267648"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2052455055","https://openalex.org/W2040807843","https://openalex.org/W4386968318","https://openalex.org/W2161776375","https://openalex.org/W2088914741","https://openalex.org/W2133326759","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W4249038728"],"abstract_inverted_index":{"An":[0],"enhanced":[1],"jitter":[2,178],"tolerant":[3],"programmable":[4,62],"blind-oversampling":[5,98],"clock":[6,86,118,135,183,191],"and":[7,56,172],"data":[8,28,50,59,82,159],"recovery":[9,192],"circuit":[10,112,139],"(CDR)":[11],"is":[12,18,42,78,140],"presented.":[13],"The":[14,84,133],"clock's":[15],"sampling":[16],"edge":[17],"ensured":[19],"to":[20,145],"be":[21],"at":[22],"the":[23,26,31,37,48,53,81,93,97,102,113,117,125,137,153,158,163,181,187],"mid-position":[24],"of":[25,45,47,67,76,116,136,180,189],"two":[27,74,90],"edges":[29,51,60],"abounding":[30],"current":[32],"bit.":[33],"Clock":[34],"position":[35,46],"in":[36,80,89,142,157,184],"n'th":[38,54],"UI":[39,55],"(unit":[40],"interval)":[41],"a":[43,69,106,121,129,143,147,167,176],"function":[44],"imminent":[49],"surrounding":[52],"previous":[57],"(n-2)":[58],"with":[61,73,120,128,152,166,186],"weights.":[63],"To":[64],"ensure":[65],"causality":[66],"system":[68],"calibrated":[70,154],"delay":[71,107,148,155],"line":[72],"degrees":[75],"freedom":[77],"placed":[79],"path.":[83],"output":[85,134],"acquisition":[87,95,104],"happens":[88],"stages":[91],"namely":[92],"coarse":[94,122],"through":[96,105],"scheme":[99],"followed":[100],"by":[101],"fine":[103],"locked":[108,149],"loop.":[109],"In":[110],"oversampling":[111,138],"acquired":[114],"phase":[115],"aligns":[119],"resolution":[123],"towards":[124],"bit":[126,164],"centre":[127,165],"very":[130,168],"low":[131],"latency.":[132],"used":[141],"BBPD":[144],"form":[146],"loop":[150],"(DLL)":[151],"chain":[156],"path":[160],"for":[161],"tracking":[162],"high":[169],"resolution.":[170],"Modelling":[171],"simulation":[173],"results":[174],"indicate":[175],"higher":[177],"tolerance":[179],"derived":[182],"contrast":[185],"state":[188],"art":[190],"circuits.":[193]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}