{"id":"https://openalex.org/W2304810057","doi":"https://doi.org/10.1109/icecs.2015.7440354","title":"Incremental layout-aware analog design methodology","display_name":"Incremental layout-aware analog design methodology","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2304810057","doi":"https://doi.org/10.1109/icecs.2015.7440354","mag":"2304810057"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049248268","display_name":"Mohannad Elshawy","orcid":null},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Mohannad Elshawy","raw_affiliation_strings":["Ain Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Ain Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111972259","display_name":"Mohamed Dessouky","orcid":null},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["Ain Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Ain Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049248268"],"corresponding_institution_ids":["https://openalex.org/I107720978"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7380256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"486","last_page":"489"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.9241700172424316},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7561734914779663},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6869749426841736},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5914416313171387},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.574347198009491},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5138823986053467},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.49895334243774414},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.49254903197288513},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.46641504764556885},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.45474833250045776},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4361031949520111},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4268530011177063},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41800469160079956},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.384014368057251},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31182846426963806},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2426503300666809},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23215895891189575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14521703124046326},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.10175448656082153}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.9241700172424316},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7561734914779663},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6869749426841736},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5914416313171387},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.574347198009491},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5138823986053467},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.49895334243774414},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.49254903197288513},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.46641504764556885},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.45474833250045776},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4361031949520111},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4268530011177063},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41800469160079956},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.384014368057251},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31182846426963806},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2426503300666809},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23215895891189575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14521703124046326},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.10175448656082153},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2007278173","https://openalex.org/W2535029792","https://openalex.org/W2539225523","https://openalex.org/W2540146427","https://openalex.org/W4230144696"],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W1605062719","https://openalex.org/W2044122268","https://openalex.org/W4321510758","https://openalex.org/W2102933388","https://openalex.org/W2304374807","https://openalex.org/W2070475173","https://openalex.org/W1964352816","https://openalex.org/W2564181571","https://openalex.org/W1965232212"],"abstract_inverted_index":{"With":[0],"the":[1,43,55,68,86],"continuous":[2],"scaling":[3],"of":[4,62,74],"CMOS":[5,97],"into":[6,53],"ultra-deep":[7],"sub-micron":[8],"regions,":[9],"various":[10],"layout":[11,56],"effects":[12,58],"are":[13,23],"becoming":[14],"more":[15],"significant.":[16],"Accordingly,":[17],"device":[18,75],"characteristics":[19,76],"and":[20,82],"circuit":[21,69],"performance":[22],"highly":[24],"affected.":[25],"This":[26,45],"leads":[27],"to":[28,39],"difficulty":[29],"in":[30,42],"designing":[31],"analog":[32],"circuits":[33],"as":[34,79],"they":[35],"become":[36],"very":[37],"sensitive":[38],"desire":[40],"locations":[41],"layout.":[44],"paper":[46],"proposes":[47],"a":[48,89],"design":[49,87],"methodology":[50,67],"that":[51],"takes":[52],"account":[54],"dependent":[57],"at":[59],"early":[60],"stage":[61,91],"schematic":[63],"design.":[64],"Using":[65],"this":[66],"designer":[70],"will":[71],"be":[72],"aware":[73],"variations":[77],"such":[78],"threshold":[80],"voltage":[81],"mobility.":[83],"To":[84],"validate":[85],"methodology,":[88],"two":[90],"Miller":[92],"OTA":[93],"using":[94],"28":[95],"nm":[96],"technology":[98],"is":[99],"designed.":[100]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}