{"id":"https://openalex.org/W2304374807","doi":"https://doi.org/10.1109/icecs.2015.7440353","title":"Automated analog circuit design and chip layout tool","display_name":"Automated analog circuit design and chip layout tool","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2304374807","doi":"https://doi.org/10.1109/icecs.2015.7440353","mag":"2304374807"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045589895","display_name":"Fathi A. Farag","orcid":"https://orcid.org/0000-0003-1439-6758"},"institutions":[{"id":"https://openalex.org/I4210120363","display_name":"Higher Institute of Engineering","ror":"https://ror.org/02pyw9g57","country_code":"EG","type":"education","lineage":["https://openalex.org/I4210120363"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Fathi A Farag","raw_affiliation_strings":["Higher institute of Engineering and Technology, Zagazig, Egypt"],"affiliations":[{"raw_affiliation_string":"Higher institute of Engineering and Technology, Zagazig, Egypt","institution_ids":["https://openalex.org/I4210120363"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031379814","display_name":"Mohamed F. Ibrahim","orcid":"https://orcid.org/0000-0002-6293-4840"},"institutions":[{"id":"https://openalex.org/I192398990","display_name":"Zagazig University","ror":"https://ror.org/053g6we49","country_code":"EG","type":"education","lineage":["https://openalex.org/I192398990"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohamed F Ibrahim","raw_affiliation_strings":["Electronics and Communications Engineering Department, Zagazig University, Zagazig, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Zagazig University, Zagazig, Egypt","institution_ids":["https://openalex.org/I192398990"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080865335","display_name":"Mohammed Shehata","orcid":"https://orcid.org/0009-0003-6700-9544"},"institutions":[{"id":"https://openalex.org/I192398990","display_name":"Zagazig University","ror":"https://ror.org/053g6we49","country_code":"EG","type":"education","lineage":["https://openalex.org/I192398990"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohammed A Shehata","raw_affiliation_strings":["Electronics and Communications Engineering Department, Zagazig University, Zagazig, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Zagazig University, Zagazig, Egypt","institution_ids":["https://openalex.org/I192398990"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5045589895"],"corresponding_institution_ids":["https://openalex.org/I4210120363"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1460351,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"482","last_page":"485"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9466911554336548},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.7947452068328857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7459904551506042},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.6493881940841675},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6056373119354248},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.580646276473999},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5555499196052551},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5553523302078247},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5042482614517212},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.45808377861976624},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.45144224166870117},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41397589445114136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3618484437465668},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.288169264793396},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.1786929965019226},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.141004741191864},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1190643310546875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10775676369667053}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9466911554336548},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.7947452068328857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7459904551506042},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.6493881940841675},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6056373119354248},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.580646276473999},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5555499196052551},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5553523302078247},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5042482614517212},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.45808377861976624},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.45144224166870117},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41397589445114136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3618484437465668},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.288169264793396},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.1786929965019226},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.141004741191864},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1190643310546875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10775676369667053},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1510266503","https://openalex.org/W1595597528","https://openalex.org/W1964207487","https://openalex.org/W1986698883","https://openalex.org/W2002433278","https://openalex.org/W2097268763","https://openalex.org/W2106476087","https://openalex.org/W2116075993","https://openalex.org/W2158338310","https://openalex.org/W2166682505","https://openalex.org/W2382396171","https://openalex.org/W2545319021","https://openalex.org/W4285719527","https://openalex.org/W6646934341","https://openalex.org/W6683586292","https://openalex.org/W6710245385"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W3080940989","https://openalex.org/W4287685600","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2045697850","https://openalex.org/W2967850598","https://openalex.org/W2583707817","https://openalex.org/W2304374807","https://openalex.org/W2253173388"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,32,130],"software":[4],"program":[5,14,29,42,112],"for":[6,17,23,38,46],"automatic":[7,18,47],"circuit":[8,62,77,123],"and":[9,20,113],"chip":[10,50,132],"synthesis.":[11],"The":[12,28,40,53,68,103,115,125],"proposed":[13,41,111,126],"is":[15,31,56,71,106,118],"suitable":[16],"design":[19],"Layout":[21],"generation":[22],"the":[24,59,89,110,121,136],"repeated":[25,75],"modules":[26],"circuits.":[27],"outcome":[30],"netlist":[33,104],"file":[34,105,134,140],"compatible":[35],"with":[36,100,120],"spice":[37],"simulation.":[39],"can":[43,85],"be":[44,86],"employed":[45],"full":[48],"custom":[49],"layout":[51,133],"design.":[52],"developed":[54],"system":[55,70],"started":[57],"form":[58,96],"low":[60],"level":[61,64],"hierarchy":[63],"(bottom":[65],"to":[66,94],"post).":[67],"matrix-ROM":[69],"an":[72],"example":[73],"of":[74],"cells":[76],"(0/MOST":[78],"&":[79,98],"one/no":[80],"MOST).":[81],"An":[82],"audio":[83,137],"signal":[84,101,139],"stored":[87],"in":[88],"ROM":[90],"by":[91,108],"processing":[92],"it":[93],"digital":[95],"(1's":[97],"0's)":[99],"conditioning.":[102],"generated":[107],"using":[109],"simulated.":[114],"simulation":[116],"result":[117],"verified":[119],"original":[122],"response.":[124],"tool":[127],"then":[128],"generates":[129],"silicon":[131],"from":[135],"binary":[138],"automatically.":[141]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}