{"id":"https://openalex.org/W2307960883","doi":"https://doi.org/10.1109/icecs.2015.7440342","title":"Signature multi-mode hardware-based self-test architecture for digital integrated circuits","display_name":"Signature multi-mode hardware-based self-test architecture for digital integrated circuits","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2307960883","doi":"https://doi.org/10.1109/icecs.2015.7440342","mag":"2307960883"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045830887","display_name":"Mohamed H. El-Mahlawy","orcid":"https://orcid.org/0000-0002-7012-9702"},"institutions":[{"id":"https://openalex.org/I4210127717","display_name":"Armed Forces College of Medicine","ror":"https://ror.org/033ttrk34","country_code":"EG","type":"education","lineage":["https://openalex.org/I4210127717"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Mohamed H. El-Mahlawy","raw_affiliation_strings":["Egyptian Armed Forces, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Egyptian Armed Forces, Cairo, Egypt","institution_ids":["https://openalex.org/I4210127717"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5045830887"],"corresponding_institution_ids":["https://openalex.org/I4210127717"],"apc_list":null,"apc_paid":null,"fwci":2.5839,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.90159503,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"437","last_page":"441"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7317191958427429},{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.6563696265220642},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6550966501235962},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6206873655319214},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.6081739068031311},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5839542150497437},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5666120648384094},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5512639880180359},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5373996496200562},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5063587427139282},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.45082542300224304},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42355722188949585},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42332836985588074},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41722187399864197},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.411246657371521},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29793691635131836},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1396242082118988},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12355074286460876}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7317191958427429},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.6563696265220642},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6550966501235962},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6206873655319214},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.6081739068031311},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5839542150497437},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5666120648384094},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5512639880180359},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5373996496200562},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5063587427139282},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.45082542300224304},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42355722188949585},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42332836985588074},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41722187399864197},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.411246657371521},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29793691635131836},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1396242082118988},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12355074286460876},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1524490503","https://openalex.org/W1583304273","https://openalex.org/W2110637318","https://openalex.org/W2125243795","https://openalex.org/W2142443101","https://openalex.org/W2160151564","https://openalex.org/W2912448917","https://openalex.org/W2951965456","https://openalex.org/W2959861898","https://openalex.org/W4210836009","https://openalex.org/W6631793748"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W2154529098","https://openalex.org/W2105858357","https://openalex.org/W2050287007","https://openalex.org/W2109319621","https://openalex.org/W2364150359","https://openalex.org/W2099891356","https://openalex.org/W1854778394","https://openalex.org/W2153253425","https://openalex.org/W3131178091"],"abstract_inverted_index":{"In":[0,94],"this":[1,96],"paper,":[2],"the":[3,31,42,56,61,70,75,81,87,100,106,111,115,123,137,148,151,154,162],"new":[4],"signature":[5,92,124],"multi-mode":[6],"hardware-based":[7],"self-test":[8],"architecture":[9,97],"(SM-HBST)":[10],"for":[11,18,90,158],"digital":[12,163],"integrated":[13,155],"circuits":[14],"(ICs)":[15],"is":[16,58,83,121,131],"presented":[17],"fault":[19,159],"diagnosis.":[20],"It":[21],"generates":[22,36],"test":[23,30,38,41,62,71,78,88,99,156],"patterns":[24,39],"either":[25],"pseudo-randomly,":[26],"or":[27],"deterministically":[28],"to":[29,40,85],"random":[32,44],"logic.":[33],"Also,":[34],"it":[35],"efficient":[37],"static":[43],"access":[45],"memory":[46],"(SRAM)":[47],"based":[48,109,135],"on":[49,110,136],"March":[50],"testing":[51],"approach.":[52],"The":[53,66,129,144],"response":[54,63],"of":[55,114,125,150,161],"circuit":[57,76,103,164],"evaluated":[59],"by":[60,104],"compactor":[64],"(TRC).":[65],"proper":[67,127],"timing":[68],"between":[69],"pattern":[72],"generator":[73],"(TPG),":[74],"under":[77],"(CUT),":[79],"and":[80,133],"TRC":[82],"achieved":[84],"control":[86],"cycle":[89],"stable":[91],"generation.":[93],"addition,":[95],"can":[98],"single-shot":[101],"(SS)":[102],"measuring":[105],"time":[107,119],"duration":[108,120],"edge":[112],"detecting":[113],"generated":[116],"pulse.":[117],"This":[118],"considered":[122],"its":[126],"functionality.":[128],"SM-HBST":[130,152],"design":[132],"implemented":[134],"Field":[138],"Programmable":[139],"Gate":[140],"Array":[141],"(FPGA)":[142],"technology.":[143],"experimental":[145],"results":[146],"illustrate":[147],"efficiency":[149],"as":[153],"solution":[157],"diagnosis":[160],"boards.":[165]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}