{"id":"https://openalex.org/W2306077133","doi":"https://doi.org/10.1109/icecs.2015.7440341","title":"Binary floating point verification using random test vector generation based on SV constraints","display_name":"Binary floating point verification using random test vector generation based on SV constraints","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2306077133","doi":"https://doi.org/10.1109/icecs.2015.7440341","mag":"2306077133"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046734001","display_name":"Khaled Nouh","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":true,"raw_author_name":"Khaled Nouh","raw_affiliation_strings":["Design Ventication Technology Mentor Graphics, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Design Ventication Technology Mentor Graphics, Cairo, Egypt","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073738111","display_name":"Hossam A. H. Fahmy","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hossam A. H. Fahmy","raw_affiliation_strings":["Electronics and Communications Department, Cairo University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5046734001"],"corresponding_institution_ids":["https://openalex.org/I105695857"],"apc_list":null,"apc_paid":null,"fwci":0.3505,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67421247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"433","last_page":"436"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7288655042648315},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.606260359287262},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5693308115005493},{"id":"https://openalex.org/keywords/ieee-floating-point","display_name":"IEEE floating point","score":0.5649298429489136},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5632728338241577},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.5043298006057739},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.5000705718994141},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.45689934492111206},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.446785569190979},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3953131437301636},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3800046145915985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3768676519393921},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3741462230682373},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3642151355743408},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3507418632507324},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26097822189331055},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.20399153232574463},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15298393368721008},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1385994851589203},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.09983408451080322}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7288655042648315},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.606260359287262},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5693308115005493},{"id":"https://openalex.org/C137231763","wikidata":"https://www.wikidata.org/wiki/Q828287","display_name":"IEEE floating point","level":3,"score":0.5649298429489136},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5632728338241577},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.5043298006057739},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.5000705718994141},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.45689934492111206},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.446785569190979},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3953131437301636},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3800046145915985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3768676519393921},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3741462230682373},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3642151355743408},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3507418632507324},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26097822189331055},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.20399153232574463},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15298393368721008},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1385994851589203},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.09983408451080322},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1606583766","https://openalex.org/W1976309468","https://openalex.org/W1991720408","https://openalex.org/W2005733364","https://openalex.org/W2012846673","https://openalex.org/W2073819526","https://openalex.org/W2120888440","https://openalex.org/W2123129971","https://openalex.org/W2128827394","https://openalex.org/W2141844553","https://openalex.org/W2150118230","https://openalex.org/W2207050309","https://openalex.org/W2539530548","https://openalex.org/W6636376874"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W1542124114","https://openalex.org/W2392047570","https://openalex.org/W2576390192","https://openalex.org/W1573821047","https://openalex.org/W2027446194","https://openalex.org/W1531851644","https://openalex.org/W2062256252","https://openalex.org/W1006946175","https://openalex.org/W2126691011"],"abstract_inverted_index":{"Verification":[0],"of":[1,96],"Binary":[2],"Floating":[3,14],"Point":[4],"(FP)":[5],"Arithmetic":[6],"requires":[7],"robust":[8],"techniques":[9],"to":[10,35,53,90],"prove":[11,91],"compliance":[12],"with":[13,78],"point":[15],"IEEE":[16],"Standard":[17],"(IEEE":[18],"Std":[19],"754-2008).":[20],"This":[21],"paper":[22,85],"provides":[23,86],"a":[24,30,87],"new":[25,45],"verification":[26,66],"methodology":[27],"that":[28],"uses":[29],"constraint":[31,81],"based":[32],"random":[33],"technique":[34],"generate":[36],"test":[37],"vectors":[38],"for":[39,103],"validating":[40],"FP":[41,60],"arithmetic":[42],"instructions.":[43],"The":[44,62,84],"proposal":[46],"is":[47],"generic":[48],"and":[49,74,94,105],"can":[50,75],"be":[51,76],"used":[52,64],"verify":[54],"any":[55,79],"software":[56],"or":[57],"hardware":[58],"binary":[59],"design.":[61],"constraints":[63],"in":[65,69,100],"are":[67],"written":[68],"System":[70],"Verilog":[71],"(SV)":[72],"language":[73],"solved":[77],"SV":[80],"solver":[82],"tool.":[83],"case":[88],"study":[89],"the":[92,97],"feasibility":[93],"usefulness":[95],"proposed":[98],"approach":[99],"finding":[101],"bugs":[102],"Addition-Subtraction":[104],"Multiplication":[106],"operations.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}