{"id":"https://openalex.org/W2308076636","doi":"https://doi.org/10.1109/icecs.2015.7440263","title":"Comparative analysis of the robustness of master-slave flip-flops against variations","display_name":"Comparative analysis of the robustness of master-slave flip-flops against variations","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2308076636","doi":"https://doi.org/10.1109/icecs.2015.7440263","mag":"2308076636"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["ECE, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"ECE, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052270052","display_name":"Elio Consoli","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Elio Consoli","raw_affiliation_strings":["DIEEI - (Dipartimento di Ingegneria Elettrica Elettronica e Informatica), Universit\u00e0 di Catania, Italy"],"affiliations":[{"raw_affiliation_string":"DIEEI - (Dipartimento di Ingegneria Elettrica Elettronica e Informatica), Universit\u00e0 di Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["Maxim Integrated Products, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Maxim Integrated Products, Catania, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052037141"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.14709668,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8055374622344971},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.7882355451583862},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7015407681465149},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.610158383846283},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5891146659851074},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4777466654777527},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4552045166492462},{"id":"https://openalex.org/keywords/master/slave","display_name":"Master/slave","score":0.4502026438713074},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44542330503463745},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42356327176094055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3996610939502716},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28998062014579773},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.262988418340683},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.23121681809425354},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21502685546875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17885443568229675},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17495226860046387}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8055374622344971},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.7882355451583862},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7015407681465149},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.610158383846283},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5891146659851074},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4777466654777527},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4552045166492462},{"id":"https://openalex.org/C20454292","wikidata":"https://www.wikidata.org/wiki/Q735523","display_name":"Master/slave","level":2,"score":0.4502026438713074},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44542330503463745},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42356327176094055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3996610939502716},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28998062014579773},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.262988418340683},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.23121681809425354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21502685546875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17885443568229675},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17495226860046387},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1748390083","https://openalex.org/W1966288395","https://openalex.org/W1966439637","https://openalex.org/W1967073752","https://openalex.org/W1969390180","https://openalex.org/W1971423421","https://openalex.org/W1984031131","https://openalex.org/W2012947974","https://openalex.org/W2042037542","https://openalex.org/W2093225771","https://openalex.org/W2109195618","https://openalex.org/W2113735631","https://openalex.org/W2117475675","https://openalex.org/W2138724413","https://openalex.org/W2141881829","https://openalex.org/W2142655944","https://openalex.org/W2148984056","https://openalex.org/W2151092072","https://openalex.org/W2169286256","https://openalex.org/W2273929568","https://openalex.org/W2488909055","https://openalex.org/W2541406128","https://openalex.org/W3089937351","https://openalex.org/W4231252248","https://openalex.org/W4237249613","https://openalex.org/W4243899494","https://openalex.org/W6643113799","https://openalex.org/W6728581424"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W1872078991","https://openalex.org/W2024069812","https://openalex.org/W2056378213","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W2109195618","https://openalex.org/W2155294410","https://openalex.org/W4398219858"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,34,51,58,75,85,94,101],"variation":[4],"of":[5,50,53,62],"performance":[6],"and":[7,99],"robustness":[8],"against":[9],"hold":[10],"time":[11],"violations":[12,80],"are":[13,70],"investigated":[14],"for":[15,78,105],"various":[16],"representative":[17],"Master-Slave":[18],"flip-flops.":[19],"The":[20],"analysis":[21],"explicitly":[22],"considers":[23],"process,":[24],"voltage,":[25],"temperature,":[26],"clock":[27,87],"slope":[28],"variations.":[29],"Their":[30],"relative":[31],"contribution":[32],"to":[33,72,82],"overall":[35],"variability":[36,76,97],"budget":[37,77],"is":[38],"also":[39],"studied.":[40],"Results":[41],"in":[42,89],"65-nm":[43],"CMOS":[44],"technology":[45],"provide":[46],"a":[47,66,106],"quantitative":[48],"understanding":[49],"importance":[52],"each":[54],"contribution,":[55],"while":[56],"including":[57],"very":[59],"important":[60],"impact":[61],"layout":[63],"parasitics.":[64],"From":[65],"design":[67,91],"perspective,":[68],"results":[69],"useful":[71],"preliminarily":[73,83],"define":[74],"min/max-delay":[79],"(e.g.,":[81],"set":[84],"corresponding":[86],"uncertainty":[88],"automated":[90],"flows),":[92],"identify":[93],"most":[95,102],"critical":[96],"contributions,":[98],"select":[100],"suitable":[103],"flip-flop":[104],"targeted":[107],"application.":[108]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}