{"id":"https://openalex.org/W2310441829","doi":"https://doi.org/10.1109/icecs.2015.7440260","title":"A novel self-referenced ferroelectric-memory readout scheme","display_name":"A novel self-referenced ferroelectric-memory readout scheme","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2310441829","doi":"https://doi.org/10.1109/icecs.2015.7440260","mag":"2310441829"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047023966","display_name":"Sherif M. Sharroush","orcid":"https://orcid.org/0000-0001-7911-2571"},"institutions":[{"id":"https://openalex.org/I88017793","display_name":"Port Said University","ror":"https://ror.org/01vx5yq44","country_code":"EG","type":"education","lineage":["https://openalex.org/I88017793"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Sherif M. Sharroush","raw_affiliation_strings":["Dept. of Electrical Engineering, Port Said Univ., Port Said, Egypt"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Port Said Univ., Port Said, Egypt","institution_ids":["https://openalex.org/I88017793"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5047023966"],"corresponding_institution_ids":["https://openalex.org/I88017793"],"apc_list":null,"apc_paid":null,"fwci":0.1361,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48906811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"105","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10107","display_name":"Ferroelectric and Piezoelectric Materials","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10107","display_name":"Ferroelectric and Piezoelectric Materials","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7090482115745544},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6806914806365967},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6479859352111816},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.6254633665084839},{"id":"https://openalex.org/keywords/ferroelectricity","display_name":"Ferroelectricity","score":0.6236481666564941},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.5775593519210815},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5686593055725098},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5676779747009277},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.546907365322113},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5454308986663818},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.53438401222229},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.522036075592041},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4896900951862335},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4778542220592499},{"id":"https://openalex.org/keywords/ferroelectric-capacitor","display_name":"Ferroelectric capacitor","score":0.45020005106925964},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4208410978317261},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24053218960762024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21842342615127563},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07056009769439697}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7090482115745544},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6806914806365967},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6479859352111816},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.6254633665084839},{"id":"https://openalex.org/C79090758","wikidata":"https://www.wikidata.org/wiki/Q1045739","display_name":"Ferroelectricity","level":3,"score":0.6236481666564941},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.5775593519210815},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5686593055725098},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5676779747009277},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.546907365322113},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5454308986663818},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.53438401222229},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.522036075592041},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4896900951862335},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4778542220592499},{"id":"https://openalex.org/C189366214","wikidata":"https://www.wikidata.org/wiki/Q4103842","display_name":"Ferroelectric capacitor","level":4,"score":0.45020005106925964},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4208410978317261},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24053218960762024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21842342615127563},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07056009769439697},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C133386390","wikidata":"https://www.wikidata.org/wiki/Q184996","display_name":"Dielectric","level":2,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","score":0.8399999737739563,"display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1560211272","https://openalex.org/W1973070803","https://openalex.org/W1978005508","https://openalex.org/W2017029084","https://openalex.org/W2038258893","https://openalex.org/W2112553085","https://openalex.org/W2297270207","https://openalex.org/W2546737326"],"related_works":["https://openalex.org/W1969888373","https://openalex.org/W2903035209","https://openalex.org/W2166508075","https://openalex.org/W2099729013","https://openalex.org/W2097556621","https://openalex.org/W2533606240","https://openalex.org/W2112116135","https://openalex.org/W2528984591","https://openalex.org/W2079003009","https://openalex.org/W1999229584"],"abstract_inverted_index":{"Reading":[0],"one-transistor":[1],"one":[2],"capacitor":[3],"ferroelectric":[4],"random-access":[5],"memory":[6],"(1T-1C":[7],"FRAM)":[8],"requires":[9],"generating":[10],"a":[11,47,55,71,89],"reference":[12],"voltage":[13],"that":[14,62],"is":[15,50,77],"ideally":[16],"halfway":[17],"between":[18],"the":[19,43,67,82,93,97,100],"two":[20,33],"bitline":[21],"voltages":[22,35],"generated":[23,34],"in":[24,92],"cases":[25],"of":[26,99],"\"1\"":[27],"and":[28,41,69,87],"\"0\"":[29],"readings.":[30],"However,":[31],"these":[32],"vary":[36],"from":[37],"cell":[38,40],"to":[39],"with":[42],"process":[44],"variations.":[45],"So,":[46],"self-referenced":[48,56],"scheme":[49,58,76],"needed.":[51],"In":[52],"this":[53],"paper,":[54],"readout":[57],"will":[59,103],"be":[60,105],"proposed":[61,75],"depends":[63],"on":[64],"properly":[65],"pulsing":[66],"plateline":[68],"using":[70,79],"capacitive-voltage":[72],"divider.":[73],"The":[74],"verified":[78],"simulation":[80],"adopting":[81],"45":[83],"nm":[84],"CMOS":[85],"technology":[86],"shows":[88],"33%":[90],"reduction":[91],"read-cycle":[94],"time.":[95],"Enhancing":[96],"robustness":[98],"reading":[101],"circuitry":[102],"also":[104],"investigated":[106],"quantitatively.":[107]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}