{"id":"https://openalex.org/W2311707718","doi":"https://doi.org/10.1109/icecs.2015.7440234","title":"A fast analytical approach for static power-down mode analysis","display_name":"A fast analytical approach for static power-down mode analysis","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2311707718","doi":"https://doi.org/10.1109/icecs.2015.7440234","mag":"2311707718"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2015.7440234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031404230","display_name":"Michael Zwerger","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Michael Zwerger","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077849312","display_name":"Pantelis R. Vlachas","orcid":"https://orcid.org/0000-0002-3311-2100"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Pantelis-Rafail Vlachas","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033163680","display_name":"Helmut Graeb","orcid":"https://orcid.org/0000-0002-7626-1958"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Helmut Graeb","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031404230"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14815415,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.6751401424407959},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6603450179100037},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5937286615371704},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.573334813117981},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.568456768989563},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4959484040737152},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.47290360927581787},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.46269139647483826},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46134334802627563},{"id":"https://openalex.org/keywords/nodal-analysis","display_name":"Nodal analysis","score":0.4572365880012512},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44586503505706787},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4418409466743469},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4399900734424591},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41803693771362305},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.41430097818374634},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16047492623329163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.159638911485672}],"concepts":[{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.6751401424407959},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6603450179100037},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5937286615371704},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.573334813117981},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.568456768989563},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4959484040737152},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.47290360927581787},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.46269139647483826},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46134334802627563},{"id":"https://openalex.org/C105473148","wikidata":"https://www.wikidata.org/wiki/Q1203451","display_name":"Nodal analysis","level":2,"score":0.4572365880012512},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44586503505706787},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4418409466743469},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4399900734424591},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41803693771362305},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.41430097818374634},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16047492623329163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.159638911485672},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2015.7440234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2015.7440234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W47957325","https://openalex.org/W1496337953","https://openalex.org/W1985458301","https://openalex.org/W2104946435","https://openalex.org/W2129749542","https://openalex.org/W4231838056","https://openalex.org/W6629499395","https://openalex.org/W6675934873"],"related_works":["https://openalex.org/W2359005373","https://openalex.org/W2067189296","https://openalex.org/W2350611166","https://openalex.org/W2791569785","https://openalex.org/W4249200269","https://openalex.org/W3151822701","https://openalex.org/W2095114068","https://openalex.org/W4323650346","https://openalex.org/W2052739002","https://openalex.org/W2521758535"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,60,66,84],"new":[4],"method":[5,38,82],"for":[6],"static":[7,23],"analysis":[8],"of":[9,13,62,80],"the":[10,72,81],"power-down":[11],"mode":[12],"analog":[14],"circuits":[15],"is":[16,35,39,47],"presented.":[17],"Floating":[18],"nodes":[19],"are":[20,26],"detected.":[21],"The":[22,37,49],"node":[24],"voltages":[25],"estimated.":[27],"It":[28],"can":[29],"be":[30],"verified":[31],"that":[32],"no":[33],"current":[34],"flowing.":[36],"based":[40],"on":[41],"circuit":[42],"structure.":[43],"No":[44],"numerical":[45],"simulation":[46],"needed.":[48],"presented":[50,73],"approach":[51],"solves":[52],"an":[53],"integer":[54],"constraint":[55,85],"program.":[56],"Experimental":[57],"results":[58],"show":[59],"speed-up":[61],"factor":[63],"2.5":[64],"compared":[65],"state-of-the-art":[67],"voltage":[68],"propagation":[69],"algorithm.":[70],"Furthermore,":[71],"analytical":[74],"problem":[75],"formulation":[76],"enables":[77],"fast":[78],"implementation":[79],"using":[83],"programming":[86],"solver.":[87]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}