{"id":"https://openalex.org/W1967507552","doi":"https://doi.org/10.1109/icecs.2014.7049935","title":"A 0.03mm<sup>2</sup>, 40nm CMOS 1.5GS/s all-digital complementary PWM-GRO","display_name":"A 0.03mm<sup>2</sup>, 40nm CMOS 1.5GS/s all-digital complementary PWM-GRO","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1967507552","doi":"https://doi.org/10.1109/icecs.2014.7049935","mag":"1967507552"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2014.7049935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2014.7049935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042719645","display_name":"Enrique Prefasi","orcid":"https://orcid.org/0000-0003-0338-9624"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Prefasi","raw_affiliation_strings":["Electronic Technology Dept., Carlos III University, Madrid, Spain","[Electronic Technology Department, Carlos III University, Madrid, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Technology Dept., Carlos III University, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"[Electronic Technology Department, Carlos III University, Madrid, Spain]","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051702820","display_name":"Eric Gutierrez","orcid":"https://orcid.org/0000-0002-2901-441X"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Gutierrez","raw_affiliation_strings":["Electronic Technology Dept., Carlos III University, Madrid, Spain","[Electronic Technology Department, Carlos III University, Madrid, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Technology Dept., Carlos III University, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"[Electronic Technology Department, Carlos III University, Madrid, Spain]","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100614402","display_name":"Luis Hern\u00e1ndez","orcid":"https://orcid.org/0000-0002-0433-2032"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"L. Hernandez","raw_affiliation_strings":["Electronic Technology Dept., Carlos III University, Madrid, Spain","[Electronic Technology Department, Carlos III University, Madrid, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Technology Dept., Carlos III University, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"[Electronic Technology Department, Carlos III University, Madrid, Spain]","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082932006","display_name":"Susana Pat\u00f3n","orcid":"https://orcid.org/0000-0003-0911-2642"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Paton","raw_affiliation_strings":["Electronic Technology Dept., Carlos III University, Madrid, Spain","[Electronic Technology Department, Carlos III University, Madrid, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Technology Dept., Carlos III University, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"[Electronic Technology Department, Carlos III University, Madrid, Spain]","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067447604","display_name":"Sergio Walter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115201","display_name":"Agency for Quality Assurance and Accreditation Austria","ror":"https://ror.org/023aw9j89","country_code":"AT","type":"government","lineage":["https://openalex.org/I4210115201"]},{"id":"https://openalex.org/I79172759","display_name":"Lantiq (Germany)","ror":"https://ror.org/01bvfdq42","country_code":"DE","type":"company","lineage":["https://openalex.org/I79172759"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"S. Walter","raw_affiliation_strings":["Lantiq GmbH, Villach, Austria","Lantiq GmbH Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lantiq GmbH, Villach, Austria","institution_ids":["https://openalex.org/I4210115201"]},{"raw_affiliation_string":"Lantiq GmbH Villach, Austria","institution_ids":["https://openalex.org/I79172759"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059515441","display_name":"Ulrich Gaier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115201","display_name":"Agency for Quality Assurance and Accreditation Austria","ror":"https://ror.org/023aw9j89","country_code":"AT","type":"government","lineage":["https://openalex.org/I4210115201"]},{"id":"https://openalex.org/I79172759","display_name":"Lantiq (Germany)","ror":"https://ror.org/01bvfdq42","country_code":"DE","type":"company","lineage":["https://openalex.org/I79172759"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"U. Gaier","raw_affiliation_strings":["Lantiq GmbH, Villach, Austria","Lantiq GmbH Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lantiq GmbH, Villach, Austria","institution_ids":["https://openalex.org/I4210115201"]},{"raw_affiliation_string":"Lantiq GmbH Villach, Austria","institution_ids":["https://openalex.org/I79172759"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05340961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"57","issue":null,"first_page":"116","last_page":"119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8042298555374146},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7119195461273193},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.6942548751831055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48729407787323},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4399978220462799},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42809587717056274},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.4226819574832916},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37913164496421814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2633817791938782},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.16941982507705688}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8042298555374146},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7119195461273193},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.6942548751831055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48729407787323},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4399978220462799},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42809587717056274},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.4226819574832916},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37913164496421814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2633817791938782},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.16941982507705688}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2014.7049935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2014.7049935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1988430741","https://openalex.org/W2014535144","https://openalex.org/W2038729507","https://openalex.org/W2048684364","https://openalex.org/W2065011744","https://openalex.org/W2096434843","https://openalex.org/W2097424531","https://openalex.org/W2105137876","https://openalex.org/W2117286297","https://openalex.org/W2145930457","https://openalex.org/W2147539712","https://openalex.org/W6677423605"],"related_works":["https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W2040399070","https://openalex.org/W2388316590","https://openalex.org/W4388486464","https://openalex.org/W2380576078","https://openalex.org/W2261105975","https://openalex.org/W2902200568","https://openalex.org/W3157583314","https://openalex.org/W2079831558"],"abstract_inverted_index":{"Nonlinearity":[0],"is":[1,83,117,185],"one":[2],"of":[3,22,29,36,57,73,105,123,140,154],"the":[4,23,30,79,103,106,114,128,138,155,175,182],"main":[5],"problems":[6],"associated":[7],"with":[8,93],"VCO":[9,31,38],"based":[10],"noise":[11,160,177],"shaping":[12,161],"ADCs.":[13],"Their":[14],"open":[15],"loop":[16],"architecture":[17,143],"does":[18],"not":[19],"permit":[20],"correction":[21],"nonlinear":[24],"voltage":[25,132],"to":[26,89,110,136],"frequency":[27],"response":[28],"by":[32,40,85],"feedback.":[33],"Recently,":[34],"linearization":[35],"a":[37,58,94,98,131,144,170,179,195],"ADC":[39],"Pulse":[41],"Width":[42],"Modulation":[43],"(PWM)":[44],"pre-coding":[45],"has":[46,146],"been":[47,147],"proposed.":[48],"This":[49],"work":[50],"presents":[51],"an":[52,74],"area-":[53],"and":[54,126,149,162],"power-efficient":[55],"realization":[56],"new":[59,142],"complementary":[60,99],"PWM":[61,87,115],"Gated":[62],"Ring":[63],"Oscillator":[64],"(GRO)":[65],"that":[66],"can":[67],"be":[68],"used":[69],"as":[70],"input":[71,81],"stage":[72],"all-digital":[75],"multi-stage":[76],"ADC.":[77],"Here,":[78],"analog":[80],"signal":[82,96],"encoded":[84],"two":[86,91],"modulators":[88],"drive":[90],"GRO's":[92],"2-level":[95],"in":[97,178,194],"way,":[100],"thus":[101,120],"eliminating":[102,127],"nonlinearity":[104],"VCO's.":[107],"In":[108,134],"order":[109,135,159],"reduce":[111],"power":[112],"consumption":[113],"modulator":[116],"completely":[118],"self-biased":[119],"reducing":[121],"influence":[122],"PVT":[124],"variations":[125],"need":[129],"for":[130],"reference.":[133],"show":[137],"efficiency":[139],"this":[141],"prototype":[145],"fabricated":[148],"measured.":[150],"The":[151,187],"differential":[152],"output":[153,176],"PWM-GRO":[156],"shows":[157],"first":[158],"clocked":[163],"at":[164],"1.5GHz":[165],"consumes":[166],"only":[167],"2.15mW":[168],"from":[169],"single":[171],"1.1V":[172],"supply.":[173],"Integrating":[174],"20MHz":[180],"bandwidth":[181],"equivalent":[183],"FoM":[184],"105fJ/conversion-step.":[186],"design":[188],"occupies":[189],"0.03mm":[190],"2":[193],"40nm":[196],"CMOS":[197],"process.":[198]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}