{"id":"https://openalex.org/W2011640851","doi":"https://doi.org/10.1109/icecs.2013.6815429","title":"Asynchronous high throughput NoC under high process variation","display_name":"Asynchronous high throughput NoC under high process variation","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2011640851","doi":"https://doi.org/10.1109/icecs.2013.6815429","mag":"2011640851"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2013.6815429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2013.6815429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046798481","display_name":"Rabab Ezz-Eldin","orcid":null},"institutions":[{"id":"https://openalex.org/I113643904","display_name":"Beni-Suef University","ror":"https://ror.org/05pn4yv70","country_code":"EG","type":"education","lineage":["https://openalex.org/I113643904"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Rabab Ezz-Eldin","raw_affiliation_strings":["Electronics Engineering Dept., Bani-suef University, Bani-suef, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Dept., Bani-suef University, Bani-suef, Egypt","institution_ids":["https://openalex.org/I113643904"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060067790","display_name":"Magdy A. El-Moursy","orcid":"https://orcid.org/0000-0002-9890-4651"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Magdy A. El-Moursy","raw_affiliation_strings":["Mentor Graphics Corporation, Cairo, Egypt","[Mentor graphics Corporation, Cairo, Egypt]"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Cairo, Egypt","institution_ids":[]},{"raw_affiliation_string":"[Mentor graphics Corporation, Cairo, Egypt]","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009421553","display_name":"Hesham F. A. Hamed","orcid":"https://orcid.org/0000-0002-4208-1190"},"institutions":[{"id":"https://openalex.org/I89466785","display_name":"Minia University","ror":"https://ror.org/02hcv4z63","country_code":"EG","type":"education","lineage":["https://openalex.org/I89466785"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hesham F. A. Hamed","raw_affiliation_strings":["Electrical Engineering Dept., Minia University, El-Minia, Egypt","Electrical Engineering Department, Minia University, El-Minia, Egypt"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Dept., Minia University, El-Minia, Egypt","institution_ids":["https://openalex.org/I89466785"]},{"raw_affiliation_string":"Electrical Engineering Department, Minia University, El-Minia, Egypt","institution_ids":["https://openalex.org/I89466785"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046798481"],"corresponding_institution_ids":["https://openalex.org/I113643904"],"apc_list":null,"apc_paid":null,"fwci":1.4498,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.83621006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"361","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8797121047973633},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7964476943016052},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7520303726196289},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.6999168395996094},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.687866747379303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6719880700111389},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5979841351509094},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5926421880722046},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5326718091964722},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4599636197090149},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4565141201019287},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3258844017982483},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24913492798805237},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22018897533416748},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.12414905428886414},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10172015428543091},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07724526524543762},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06212863326072693}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8797121047973633},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7964476943016052},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7520303726196289},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.6999168395996094},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.687866747379303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6719880700111389},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5979841351509094},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5926421880722046},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5326718091964722},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4599636197090149},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4565141201019287},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3258844017982483},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24913492798805237},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22018897533416748},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.12414905428886414},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10172015428543091},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07724526524543762},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06212863326072693},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2013.6815429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2013.6815429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1530625153","https://openalex.org/W1985918017","https://openalex.org/W2015875042","https://openalex.org/W2068411994","https://openalex.org/W2114868962","https://openalex.org/W2118015263","https://openalex.org/W2119081900","https://openalex.org/W2125788370","https://openalex.org/W2156811502","https://openalex.org/W2542512768","https://openalex.org/W3148031051","https://openalex.org/W4232107238"],"related_works":["https://openalex.org/W2148989037","https://openalex.org/W1984298705","https://openalex.org/W2165341302","https://openalex.org/W4247130854","https://openalex.org/W4212803501","https://openalex.org/W1482079447","https://openalex.org/W2127795343","https://openalex.org/W2140883893","https://openalex.org/W2080832382","https://openalex.org/W1992197211"],"abstract_inverted_index":{"Asynchronous":[0,16],"NoC":[1,83],"switch":[2],"is":[3],"proposed":[4],"as":[5],"a":[6],"robust":[7],"design":[8,22,94],"to":[9,25,62,90],"mitigate":[10],"the":[11,27,33,50,64,96],"impact":[12,28],"of":[13,29],"process":[14,30,47,78],"variation.":[15],"and":[17,40,58,66],"synchronous":[18,93],"network":[19,34,43],"on":[20,32,37],"chip":[21,38],"are":[23,44,60],"implemented":[24],"evaluate":[26,63],"variation":[31,48,55,68,79,98],"throughput.":[35],"Network":[36],"interconnects":[39],"clock":[41],"distribution":[42],"considered":[45],"under":[46,76],"with":[49,69],"advance":[51],"in":[52,56,81,92],"technology.":[53],"The":[54,72],"logic":[57],"interconnect":[59],"included":[61],"delay":[65],"throughput":[67,73],"different":[70],"technologies.":[71],"negligibly":[74],"decreases":[75,87],"high":[77],"conditions":[80],"asynchronous":[82],"switch,":[84],"while":[85],"rapidly":[86],"by":[88],"up":[89],"25%":[91],"at":[95],"same":[97],"conditions.":[99]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}