{"id":"https://openalex.org/W1963906983","doi":"https://doi.org/10.1109/icecs.2013.6815331","title":"A Pulse Width controlled PLL and its automated design flow","display_name":"A Pulse Width controlled PLL and its automated design flow","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W1963906983","doi":"https://doi.org/10.1109/icecs.2013.6815331","mag":"1963906983"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2013.6815331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2013.6815331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078625574","display_name":"Norihito Tohge","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Norihito Tohge","raw_affiliation_strings":["Department of EEIS, The University of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEIS, The University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071803491","display_name":"Toru Nakura","orcid":"https://orcid.org/0000-0001-5945-3918"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toru Nakura","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), The University of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), The University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Iizuka","raw_affiliation_strings":["Department of EEIS, The University of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEIS, The University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), The University of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), The University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7201,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73327455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8753129839897156},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7357362508773804},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6161512136459351},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5711771249771118},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5710442066192627},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4990575313568115},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4957066774368286},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.41941919922828674},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41604161262512207},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.412734717130661},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22610589861869812},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21093231439590454},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19474920630455017},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1829284131526947},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1795750856399536},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16212555766105652},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11913043260574341},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09500640630722046}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8753129839897156},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7357362508773804},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6161512136459351},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5711771249771118},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5710442066192627},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4990575313568115},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4957066774368286},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.41941919922828674},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41604161262512207},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.412734717130661},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22610589861869812},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21093231439590454},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19474920630455017},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1829284131526947},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1795750856399536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16212555766105652},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11913043260574341},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09500640630722046},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2013.6815331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2013.6815331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2071216274","https://openalex.org/W2071523445","https://openalex.org/W2075018564","https://openalex.org/W2145442218","https://openalex.org/W2147533202","https://openalex.org/W6681493834"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2117319580","https://openalex.org/W4242912623","https://openalex.org/W2123076670","https://openalex.org/W2366772698","https://openalex.org/W2126475478","https://openalex.org/W2100157586","https://openalex.org/W2110396545"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24,46,55,67,115],"Pulse":[4,17],"Width":[5,18],"controlled":[6,19],"PLL":[7,20],"which":[8,29],"is":[9,23,38,90,108,126,136],"designed":[10],"by":[11],"our":[12],"customized":[13],"automated":[14],"flow.":[15],"The":[16,87,105,118],"(PWPLL)":[21],"structure":[22],"novel":[25],"time-domain-based":[26],"analog":[27],"architecture":[28],"claims":[30],"its":[31,59,63,72,78],"small":[32],"area,":[33],"power":[34,134],"and":[35,61,96,132],"jitter.":[36],"It":[37],"also":[39,71],"compatible":[40],"with":[41],"standard-cell":[42],"based":[43],"design":[44,51],"using":[45],"commercial":[47],"P&R":[48],"tool.":[49],"Our":[50],"flow":[52],"automatically":[53],"synthesizes":[54],"circuit":[56],"netlist,":[57],"generates":[58],"layout":[60,69],"estimates":[62],"performance.":[64],"Not":[65],"only":[66,82],"final":[68],"but":[70],"post-layout":[73],"simulation":[74],"results":[75,120],"that":[76,122],"confirm":[77],"performance":[79],"are":[80],"generated":[81],"in":[83,92],"about":[84],"one":[85],"hour.":[86],"prototype":[88],"PWPLL":[89],"fabricated":[91],"180nm":[93],"standard":[94],"CMOS":[95],"it":[97],"occupies":[98],"3970":[99],"\u03bcm":[100],"<sup":[101],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[102,130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[103],".":[104],"frequency":[106],"range":[107],"from":[109],"1.35":[110],"to":[111],"1.6":[112],"GHz":[113],"under":[114],"1.8V":[116],"supply.":[117],"measurement":[119],"show":[121],"the":[123,133],"period":[124],"jitter":[125],"3.1":[127],"ps":[128],"<sub":[129],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[131],"consumption":[135],"4.0mW":[137],"at":[138],"1.45":[139],"GHz.":[140]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}