{"id":"https://openalex.org/W1971006094","doi":"https://doi.org/10.1109/icecs.2013.6815330","title":"A 12 Gb/s standard cell based ECL 4:1 serializer with asynchronous parallel interface","display_name":"A 12 Gb/s standard cell based ECL 4:1 serializer with asynchronous parallel interface","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W1971006094","doi":"https://doi.org/10.1109/icecs.2013.6815330","mag":"1971006094"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2013.6815330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2013.6815330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041968870","display_name":"Oliver Schrape","orcid":"https://orcid.org/0000-0002-3513-3239"},"institutions":[{"id":"https://openalex.org/I4210159354","display_name":"Institut f\u00fcr Solartechnologien (Germany)","ror":"https://ror.org/0529ecj14","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210159354"]},{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Oliver Schrape","raw_affiliation_strings":["IHP, Frankfurt (Oder), Germany","IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]},{"raw_affiliation_string":"IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I4210159354"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032021915","display_name":"Markus Appel","orcid":null},"institutions":[{"id":"https://openalex.org/I39343248","display_name":"Humboldt-Universit\u00e4t zu Berlin","ror":"https://ror.org/01hcx6992","country_code":"DE","type":"education","lineage":["https://openalex.org/I39343248"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Appel","raw_affiliation_strings":["Humboldt University Berlin, Berlin, Germany","Humboldt-University Berlin, Unter den Linden 6, 10099 Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Humboldt University Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I39343248"]},{"raw_affiliation_string":"Humboldt-University Berlin, Unter den Linden 6, 10099 Berlin, Germany","institution_ids":["https://openalex.org/I39343248"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011103119","display_name":"Frank Winkler","orcid":"https://orcid.org/0000-0003-4892-6104"},"institutions":[{"id":"https://openalex.org/I39343248","display_name":"Humboldt-Universit\u00e4t zu Berlin","ror":"https://ror.org/01hcx6992","country_code":"DE","type":"education","lineage":["https://openalex.org/I39343248"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Winkler","raw_affiliation_strings":["Humboldt University Berlin, Berlin, Germany","Humboldt-University Berlin, Unter den Linden 6, 10099 Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Humboldt University Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I39343248"]},{"raw_affiliation_string":"Humboldt-University Berlin, Unter den Linden 6, 10099 Berlin, Germany","institution_ids":["https://openalex.org/I39343248"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]},{"id":"https://openalex.org/I4210159354","display_name":"Institut f\u00fcr Solartechnologien (Germany)","ror":"https://ror.org/0529ecj14","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210159354"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP, Frankfurt (Oder), Germany","IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]},{"raw_affiliation_string":"IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I4210159354"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5041968870"],"corresponding_institution_ids":["https://openalex.org/I4210159354","https://openalex.org/I92894754"],"apc_list":null,"apc_paid":null,"fwci":0.2365,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57527744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7364026308059692},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.7099390625953674},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6854526996612549},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6727088689804077},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6406176090240479},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.5512403845787048},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5353906750679016},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.4372062683105469},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32620856165885925},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3150157034397125},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.279864639043808},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.26206502318382263},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2508905529975891},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2181459665298462},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16303586959838867},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.14931043982505798},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1425255537033081},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10786503553390503}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7364026308059692},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.7099390625953674},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6854526996612549},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6727088689804077},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6406176090240479},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.5512403845787048},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5353906750679016},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.4372062683105469},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32620856165885925},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3150157034397125},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.279864639043808},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26206502318382263},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2508905529975891},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2181459665298462},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16303586959838867},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.14931043982505798},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1425255537033081},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10786503553390503},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2013.6815330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2013.6815330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1494885616","https://openalex.org/W1515145114","https://openalex.org/W1980117574","https://openalex.org/W1986765202","https://openalex.org/W2048328919","https://openalex.org/W2068809812","https://openalex.org/W2108855884","https://openalex.org/W2131326235","https://openalex.org/W2178247634","https://openalex.org/W2487142227","https://openalex.org/W6630752517"],"related_works":["https://openalex.org/W4363649224","https://openalex.org/W913418521","https://openalex.org/W2349510975","https://openalex.org/W2985738161","https://openalex.org/W2167733065","https://openalex.org/W1523515178","https://openalex.org/W2116262847","https://openalex.org/W2161941320","https://openalex.org/W2128327075","https://openalex.org/W2134116686"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,6],"implementation":[4],"of":[5,77,116,123],"high":[7],"speed,":[8],"double":[9],"data":[10,114],"rate,":[11],"fully":[12],"differential":[13],"ECL":[14,25],"(Emitter":[15],"Coupled":[16],"Logic)":[17],"serializer.":[18],"For":[19],"this":[20],"purpose,":[21],"a":[22,36,57,84,87,98,112,121],"novel":[23],"robust":[24],"standard":[26],"cell":[27],"library":[28],"was":[29],"developed.":[30],"The":[31,54,74,92],"design":[32,38,52,128],"is":[33,81,95],"composed":[34],"using":[35,69],"digital":[37],"flow,":[39],"described":[40],"in":[41,49,97],"Hardware":[42],"Description":[43],"Language":[44],"(HDL),":[45],"and":[46,62,80,104,129],"transfered":[47],"manually":[48],"the":[50,70,127],"analog":[51],"environment.":[53],"serializer":[55],"has":[56],"parallel":[58],"4-bit":[59],"FIFO":[60,75],"interface,":[61],"can":[63],"either":[64],"communicate":[65],"synchronously":[66],"or":[67],"asynchronously":[68],"2-phase":[71],"bundled-data":[72],"protocol.":[73],"consists":[76],"4":[78],"stages":[79],"realized":[82],"as":[83,90],"micropipeline":[85],"with":[86],"Muller":[88],"pipeline":[89],"backbone.":[91],"entire":[93],"circuit":[94],"developed":[96],"0.25":[99],"\u03bcm":[100],"SiGe":[101],"BiCMOS":[102],"process":[103],"operates":[105],"nominally":[106],"at":[107],"3.3V.":[108],"Simulation":[109],"results":[110],"show":[111],"maximal":[113],"rate":[115],"12":[117],"Gb/s":[118],"while":[119],"drawing":[120],"current":[122],"96.64mA":[124],"only.":[125],"Finally,":[126],"its":[130],"components":[131],"are":[132],"compared":[133],"to":[134],"other":[135],"SiGe-based":[136],"published":[137],"implementations.":[138]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}