{"id":"https://openalex.org/W2057756140","doi":"https://doi.org/10.1109/icecs.2012.6463781","title":"FPGA implementation of simple digital signal processor","display_name":"FPGA implementation of simple digital signal processor","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2057756140","doi":"https://doi.org/10.1109/icecs.2012.6463781","mag":"2057756140"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043206921","display_name":"Marko Butorac","orcid":null},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":true,"raw_author_name":"Marko Butorac","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","Fac. of Electr. Eng. & Comput., Univ. of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]},{"raw_affiliation_string":"Fac. of Electr. Eng. & Comput., Univ. of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049803472","display_name":"Mladen Vu\u010di\u0107","orcid":"https://orcid.org/0000-0003-2236-6997"},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"Mladen Vucic","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","Fac. of Electr. Eng. & Comput., Univ. of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]},{"raw_affiliation_string":"Fac. of Electr. Eng. & Comput., Univ. of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043206921"],"corresponding_institution_ids":["https://openalex.org/I181343428"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.12085441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8332307934761047},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7785621881484985},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6511371731758118},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5535738468170166},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.51580810546875},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.48081743717193604},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47973790764808655},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4765810966491699},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4494749903678894},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.4371323585510254},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.43462324142456055},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4333408772945404},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4273717403411865},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3536459505558014}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8332307934761047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785621881484985},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6511371731758118},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5535738468170166},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.51580810546875},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.48081743717193604},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47973790764808655},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4765810966491699},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4494749903678894},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.4371323585510254},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.43462324142456055},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4333408772945404},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4273717403411865},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3536459505558014},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2012.6463781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2023406772","https://openalex.org/W2081286217","https://openalex.org/W2094998159","https://openalex.org/W2107168664","https://openalex.org/W2116556237","https://openalex.org/W2117215427","https://openalex.org/W2124432497","https://openalex.org/W2139874340","https://openalex.org/W2142607526","https://openalex.org/W2157364933","https://openalex.org/W2157548138","https://openalex.org/W4232601010"],"related_works":["https://openalex.org/W1556297113","https://openalex.org/W1927072911","https://openalex.org/W2364243492","https://openalex.org/W2352569066","https://openalex.org/W3011743605","https://openalex.org/W2351814024","https://openalex.org/W2106994312","https://openalex.org/W2128041952","https://openalex.org/W1792545593","https://openalex.org/W2376013550"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"allow":[4],"rapid":[5],"prototyping,":[6],"which":[7],"results":[8],"in":[9,64,115],"fast":[10],"time":[11],"to":[12,41,49],"market.":[13],"Unfortunately,":[14],"even":[15],"they":[16],"cannot":[17],"free":[18],"the":[19,46,65,93],"designer":[20],"of":[21,26,53,67,82,92,96,109,111],"hard":[22],"and":[23],"time-consuming":[24],"development":[25],"digital":[27,72,84],"hardware.":[28],"This":[29],"task":[30],"can":[31],"be":[32],"simplified":[33],"by":[34],"moving":[35],"some":[36],"computations":[37],"from":[38],"dedicated":[39],"hardware":[40],"a":[42,50,83],"processor,":[43],"thus":[44],"raising":[45],"design":[47,66],"process":[48],"higher":[51],"level":[52],"abstraction.":[54],"In":[55,75],"recent":[56],"years":[57],"such":[58],"trend":[59],"has":[60],"also":[61],"been":[62],"noticeable":[63],"FPGA":[68,80],"based":[69],"systems":[70],"for":[71,90,107,113],"signal":[73,85],"processing.":[74],"this":[76],"paper,":[77],"we":[78],"consider":[79],"implementation":[81],"processor":[86,100],"that":[87],"is":[88,105],"optimized":[89],"calculation":[91],"inner":[94],"product":[95],"complex":[97],"vectors.":[98],"The":[99],"allows":[101],"simple":[102],"cascading.":[103],"It":[104],"suitable":[106],"processing":[108],"blocks":[110],"data,":[112],"example":[114],"software":[116],"defined":[117],"radio.":[118]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}