{"id":"https://openalex.org/W2087166587","doi":"https://doi.org/10.1109/icecs.2012.6463760","title":"Performance evaluation of RAM-based implementation of Finite State Machines in FPGAs","display_name":"Performance evaluation of RAM-based implementation of Finite State Machines in FPGAs","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2087166587","doi":"https://doi.org/10.1109/icecs.2012.6463760","mag":"2087166587"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463760","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/74263","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014335296","display_name":"Raouf Senhadji-Navarro","orcid":"https://orcid.org/0000-0002-2838-9367"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Senhadji-Navarro","raw_affiliation_strings":["Departmento de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Spain","Dipt. de Arquitectura y Tecnol. de Comput., Univ. de Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dipt. de Arquitectura y Tecnol. de Comput., Univ. de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087818740","display_name":"Ignacio Garc\u00eda-Vargas","orcid":"https://orcid.org/0000-0001-8420-8770"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"I. Garcia-Vargas","raw_affiliation_strings":["Departmento de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Spain","Dipt. de Arquitectura y Tecnol. de Comput., Univ. de Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dipt. de Arquitectura y Tecnol. de Comput., Univ. de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007941474","display_name":"Jos\u00e9-Luis Guisado-Lizar","orcid":"https://orcid.org/0000-0001-5480-7617"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.L. Guisado","raw_affiliation_strings":["Departmento de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Spain","Dipt. de Arquitectura y Tecnol. de Comput., Univ. de Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento de Arquitectura y Tecnolog\u00eda de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dipt. de Arquitectura y Tecnol. de Comput., Univ. de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4646,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.82313048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8864389657974243},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.8273114562034607},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7571874856948853},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7324668169021606},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6732151508331299},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5675122737884521},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5507041215896606},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4734729826450348},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4287532567977905},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4277356266975403},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33530154824256897},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32025906443595886},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2594500184059143},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18210271000862122},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09275758266448975}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8864389657974243},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.8273114562034607},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7571874856948853},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7324668169021606},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6732151508331299},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5675122737884521},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5507041215896606},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4734729826450348},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4287532567977905},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4277356266975403},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33530154824256897},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32025906443595886},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2594500184059143},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18210271000862122},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09275758266448975},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2012.6463760","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},{"id":"pmh:oai:idus.us.es:11441/74263","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/74263","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/74263","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/74263","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W10709134","https://openalex.org/W1973326467","https://openalex.org/W1977836341","https://openalex.org/W1982157141","https://openalex.org/W2021407120","https://openalex.org/W2070551657","https://openalex.org/W2095875131","https://openalex.org/W2098773085","https://openalex.org/W2138289583","https://openalex.org/W2148089006","https://openalex.org/W2165101094","https://openalex.org/W3151261503","https://openalex.org/W4231012690"],"related_works":["https://openalex.org/W2096823099","https://openalex.org/W2087166587","https://openalex.org/W1533253004","https://openalex.org/W627605817","https://openalex.org/W2977557576","https://openalex.org/W4237638814","https://openalex.org/W2039520903","https://openalex.org/W2148089006","https://openalex.org/W2126880757","https://openalex.org/W3176821810"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"study":[4,65],"of":[5,7,12,19,36,43,47,52],"performance":[6],"RAM-based":[8],"implementations":[9],"in":[10],"FPGAs":[11],"Finite":[13],"State":[14],"Machines":[15],"(FSMs).":[16],"The":[17],"influence":[18],"the":[20,33,41,45,50,57],"FSM":[21],"characteristics":[22],"on":[23],"speed":[24],"and":[25,56],"area":[26],"has":[27],"been":[28],"studied,":[29],"taking":[30],"into":[31],"account":[32],"particular":[34],"features":[35],"different":[37],"FPGA":[38],"families,":[39],"like":[40],"size":[42,46],"LUTs,":[44],"memory":[48],"blocks,":[49],"number":[51],"embedded":[53],"multiplexer":[54],"levels":[55],"specific":[58],"decoding":[59],"logic":[60],"for":[61,69],"distributed":[62],"RAM.":[63],"Our":[64],"can":[66],"be":[67],"useful":[68],"efficiently":[70],"implementing":[71],"FPGA-based":[72],"state":[73],"machines.":[74]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}