{"id":"https://openalex.org/W2071316168","doi":"https://doi.org/10.1109/icecs.2012.6463745","title":"A formal framework for testing with assertion checkers in mixed-signal simulation","display_name":"A formal framework for testing with assertion checkers in mixed-signal simulation","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2071316168","doi":"https://doi.org/10.1109/icecs.2012.6463745","mag":"2071316168"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005395622","display_name":"Laurence Pierre","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Laurence Pierre","raw_affiliation_strings":["TIMA Laboratory (Grenoble INP, CNRS, UJF), Grenoble, France","TIMA Lab., UJF, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (Grenoble INP, CNRS, UJF), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Lab., UJF, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005395622"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13538111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.9522289037704468},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8090216517448425},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7255218029022217},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5935121774673462},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5886032581329346},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.51873379945755},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5144515037536621},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.4977903366088867},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4801475405693054},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4199250638484955},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.41195595264434814},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4103362560272217},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38569390773773193},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3100075125694275},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26771092414855957},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18991780281066895},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16338637471199036},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08610692620277405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07997989654541016}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.9522289037704468},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8090216517448425},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7255218029022217},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5935121774673462},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5886032581329346},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.51873379945755},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5144515037536621},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.4977903366088867},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4801475405693054},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4199250638484955},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.41195595264434814},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4103362560272217},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38569390773773193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3100075125694275},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26771092414855957},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18991780281066895},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16338637471199036},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08610692620277405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07997989654541016},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2012.6463745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00815923v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00815923","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Conference on Electronics, Circuits, and Systems (ICECS'2012), Dec 2012, Seville, Spain. pp.284 - 287, ⟨10.1109/ICECS.2012.6463745⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W37827039","https://openalex.org/W1547304883","https://openalex.org/W1576691229","https://openalex.org/W1784879157","https://openalex.org/W1975058884","https://openalex.org/W2051874670","https://openalex.org/W2090152890","https://openalex.org/W2100696603","https://openalex.org/W2116358561","https://openalex.org/W2116939169","https://openalex.org/W2123962007","https://openalex.org/W2128354724","https://openalex.org/W2148960955","https://openalex.org/W3143043686","https://openalex.org/W3143632367","https://openalex.org/W4297970678","https://openalex.org/W6632722279","https://openalex.org/W6638147559"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2110651346","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016"],"abstract_inverted_index":{"Improving":[0],"design":[1,53],"methodologies":[2],"for":[3,91],"mixed-signal":[4,83,115],"circuits":[5],"raises":[6],"many":[7],"challenges,":[8],"among":[9],"them":[10],"testing":[11,89],"that":[12,42,67],"the":[13,32,52,68,72,80,100,109],"expected":[14],"behavior":[15],"is":[16,35,79],"respected.":[17],"We":[18,94],"focus":[19],"here":[20],"on":[21],"Assertion-Based":[22],"Verification,":[23],"performed":[24],"thanks":[25],"to":[26,51,71,82,107],"automatically":[27],"constructed":[28],"assertion":[29,112],"checkers":[30,113],"(monitors):":[31],"circuit":[33],"specification":[34],"formalized":[36],"as":[37],"logic":[38],"and":[39,103],"temporal":[40],"properties,":[41],"are":[43],"transformed":[44],"into":[45],"hardware":[46],"checkers.":[47],"These":[48],"components,":[49],"connected":[50],"under":[54],"verification":[55],"(DUV),":[56],"can":[57],"check":[58],"at":[59],"runtime":[60],"(i.e.,":[61],"during":[62],"simulation":[63,101],"or":[64],"FPGA":[65],"emulation)":[66],"DUV":[69],"conforms":[70],"assertions.":[73],"The":[74],"purpose":[75],"of":[76,85,99,111],"this":[77],"paper":[78],"adaptation":[81],"systems":[84],"such":[86],"an":[87],"assertion-based":[88],"method":[90],"digital":[92],"circuits.":[93],"propose":[95],"a":[96,104],"semantic":[97],"analysis":[98],"context":[102],"formal":[105],"framework":[106],"support":[108],"reuse":[110],"in":[114],"simulation.":[116]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-05-29T09:21:14.243279","created_date":"2025-10-10T00:00:00"}