{"id":"https://openalex.org/W2087785420","doi":"https://doi.org/10.1109/icecs.2012.6463744","title":"Design and characterization of a QLUT in a standard CMOS process","display_name":"Design and characterization of a QLUT in a standard CMOS process","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2087785420","doi":"https://doi.org/10.1109/icecs.2012.6463744","mag":"2087785420"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053787279","display_name":"Diogo Brito","orcid":"https://orcid.org/0000-0001-5008-0334"},"institutions":[{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Diogo Brito","raw_affiliation_strings":["INESC-ID / Instituto Superior T\u00e9cnico, TU Lisbon, Portugal","Inst. Super. Tecnico, INESC-ID, Tech. Univ. Lisbon, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID / Instituto Superior T\u00e9cnico, TU Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]},{"raw_affiliation_string":"Inst. Super. Tecnico, INESC-ID, Tech. Univ. Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047549981","display_name":"Jorge Fernandes","orcid":"https://orcid.org/0000-0002-4916-5637"},"institutions":[{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jorge Fernandes","raw_affiliation_strings":["INESC-ID / Instituto Superior T\u00e9cnico, TU Lisbon, Portugal","Inst. Super. Tecnico, INESC-ID, Tech. Univ. Lisbon, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID / Instituto Superior T\u00e9cnico, TU Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]},{"raw_affiliation_string":"Inst. Super. Tecnico, INESC-ID, Tech. Univ. Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002334825","display_name":"Paulo Flores","orcid":"https://orcid.org/0000-0003-2970-3589"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Paulo Flores","raw_affiliation_strings":["INESC-ID / Instituto Superior T\u00e9cnico, TU Lisbon, Portugal","Inst. Super. Tecnico, INESC-ID, Tech. Univ. Lisbon, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID / Instituto Superior T\u00e9cnico, TU Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]},{"raw_affiliation_string":"Inst. Super. Tecnico, INESC-ID, Tech. Univ. Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039448613","display_name":"Jos\u00e9 Monteiro","orcid":"https://orcid.org/0000-0003-0603-2268"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jose Monteiro","raw_affiliation_strings":["INESC-ID / Instituto Superior T\u00e9cnico, TU Lisbon, Portugal","Inst. Super. Tecnico, INESC-ID, Tech. Univ. Lisbon, Lisbon, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID / Instituto Superior T\u00e9cnico, TU Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"]},{"raw_affiliation_string":"Inst. Super. Tecnico, INESC-ID, Tech. Univ. Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053787279"],"corresponding_institution_ids":["https://openalex.org/I121345201","https://openalex.org/I4387152517"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61246092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"288","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6686301231384277},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6173098683357239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5827435851097107},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5431436896324158},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5419328212738037},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.44562897086143494},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4420422613620758},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42538005113601685},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3281759023666382},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28456902503967285},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08480870723724365}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6686301231384277},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6173098683357239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5827435851097107},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5431436896324158},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5419328212738037},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.44562897086143494},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4420422613620758},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42538005113601685},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3281759023666382},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28456902503967285},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08480870723724365},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2012.6463744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.47999998927116394,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1525148056","https://openalex.org/W1533253004","https://openalex.org/W1535133964","https://openalex.org/W1983242583","https://openalex.org/W2059202331","https://openalex.org/W6631432970"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W2039299085","https://openalex.org/W2019936863","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733"],"abstract_inverted_index":{"Interconnect":[0],"has":[1],"become":[2],"preponderant":[3],"in":[4,43,56],"many":[5],"aspects":[6],"of":[7,70,93],"circuit":[8,40,72],"design,":[9],"namely":[10],"delay,":[11],"power":[12],"and":[13,80,97,104],"area.":[14],"This":[15],"effect":[16],"is":[17,24],"particularly":[18],"true":[19],"for":[20,112],"FPGAs,":[21],"where":[22],"interconnect":[23,37],"often":[25],"the":[26,46,91],"most":[27],"limiting":[28],"factor.":[29],"Quaternary":[30],"logic":[31],"offers":[32],"a":[33,58,61,77,94],"means":[34],"to":[35],"reduce":[36],"since":[38],"each":[39],"wire":[41],"can,":[42],"principle,":[44],"carry":[45],"same":[47],"information":[48],"as":[49],"two":[50],"binary":[51],"wires.":[52],"We":[53],"have":[54],"proposed":[55],"[1]":[57],"design":[59,92],"implementing":[60],"quaternary":[62],"low-power":[63],"high-speed":[64],"look-up":[65],"table.":[66],"The":[67],"main":[68],"features":[69],"this":[71,87],"are":[73,102,106],"being":[74],"based":[75],"on":[76],"voltage-mode":[78],"structure":[79],"using":[81],"only":[82],"standard":[83],"CMOS":[84],"technology.":[85],"In":[86],"paper":[88],"we":[89],"present":[90],"prototype":[95],"implementation":[96],"experimental":[98],"results.":[99],"These":[100],"results":[101],"discussed":[103],"conclusions":[105],"drawn":[107],"that":[108],"provide":[109],"further":[110],"guidelines":[111],"improvement.":[113]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}