{"id":"https://openalex.org/W2005872592","doi":"https://doi.org/10.1109/icecs.2012.6463743","title":"Maximum delay variation temperature-aware standard cell design","display_name":"Maximum delay variation temperature-aware standard cell design","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2005872592","doi":"https://doi.org/10.1109/icecs.2012.6463743","mag":"2005872592"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101417538","display_name":"Marc Pons","orcid":"https://orcid.org/0000-0002-1502-1192"},"institutions":[{"id":"https://openalex.org/I135218257","display_name":"Swiss Center for Electronics and Microtechnology (Switzerland)","ror":"https://ror.org/05nrrsx06","country_code":"CH","type":"company","lineage":["https://openalex.org/I135218257"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Marc Pons","raw_affiliation_strings":["CSEM SA-Centre Suisse d \u00c9lectronique et de Microtechnique, Switzerland","CSEM SA - Centre Suisse d' \u00c9lectronique et de Microtechnique, Switzerland"],"affiliations":[{"raw_affiliation_string":"CSEM SA-Centre Suisse d \u00c9lectronique et de Microtechnique, Switzerland","institution_ids":["https://openalex.org/I135218257"]},{"raw_affiliation_string":"CSEM SA - Centre Suisse d' \u00c9lectronique et de Microtechnique, Switzerland","institution_ids":["https://openalex.org/I135218257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082489322","display_name":"Jean-Luc Nagel","orcid":null},"institutions":[{"id":"https://openalex.org/I135218257","display_name":"Swiss Center for Electronics and Microtechnology (Switzerland)","ror":"https://ror.org/05nrrsx06","country_code":"CH","type":"company","lineage":["https://openalex.org/I135218257"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jean-Luc Nagel","raw_affiliation_strings":["CSEM SA-Centre Suisse d \u00c9lectronique et de Microtechnique, Switzerland","CSEM SA - Centre Suisse d' \u00c9lectronique et de Microtechnique, Switzerland"],"affiliations":[{"raw_affiliation_string":"CSEM SA-Centre Suisse d \u00c9lectronique et de Microtechnique, Switzerland","institution_ids":["https://openalex.org/I135218257"]},{"raw_affiliation_string":"CSEM SA - Centre Suisse d' \u00c9lectronique et de Microtechnique, Switzerland","institution_ids":["https://openalex.org/I135218257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044663943","display_name":"Christian Piguet","orcid":null},"institutions":[{"id":"https://openalex.org/I135218257","display_name":"Swiss Center for Electronics and Microtechnology (Switzerland)","ror":"https://ror.org/05nrrsx06","country_code":"CH","type":"company","lineage":["https://openalex.org/I135218257"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christian Piguet","raw_affiliation_strings":["CSEM SA-Centre Suisse d \u00c9lectronique et de Microtechnique, Switzerland","CSEM SA - Centre Suisse d' \u00c9lectronique et de Microtechnique, Switzerland"],"affiliations":[{"raw_affiliation_string":"CSEM SA-Centre Suisse d \u00c9lectronique et de Microtechnique, Switzerland","institution_ids":["https://openalex.org/I135218257"]},{"raw_affiliation_string":"CSEM SA - Centre Suisse d' \u00c9lectronique et de Microtechnique, Switzerland","institution_ids":["https://openalex.org/I135218257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101417538"],"corresponding_institution_ids":["https://openalex.org/I135218257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07640991,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3254","issue":null,"first_page":"296","last_page":"299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7278124094009399},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.6668350100517273},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6299030780792236},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5514196753501892},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.5278147459030151},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5240095853805542},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5096487998962402},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.45907068252563477},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4050297141075134},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40474799275398254},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3296637535095215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21283182501792908},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.21031200885772705},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18539392948150635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14885562658309937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1441095471382141},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1087365448474884}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7278124094009399},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.6668350100517273},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6299030780792236},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5514196753501892},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.5278147459030151},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5240095853805542},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5096487998962402},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.45907068252563477},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4050297141075134},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40474799275398254},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3296637535095215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21283182501792908},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.21031200885772705},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18539392948150635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14885562658309937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1441095471382141},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1087365448474884},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2012.6463743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1789544921","https://openalex.org/W2070035173","https://openalex.org/W2147793529","https://openalex.org/W2155791163","https://openalex.org/W3141634990"],"related_works":["https://openalex.org/W2031753133","https://openalex.org/W2080129643","https://openalex.org/W2051041430","https://openalex.org/W2151657833","https://openalex.org/W2922751745","https://openalex.org/W2365114398","https://openalex.org/W2035113414","https://openalex.org/W4256681489","https://openalex.org/W2243815476","https://openalex.org/W2101848280"],"abstract_inverted_index":{"Standard":[0],"cell":[1,39],"design":[2],"suffers":[3],"from":[4],"temperature-induced":[5],"delay":[6,41,68],"uncertainty.":[7],"In":[8],"this":[9,18],"paper":[10],"we":[11],"propose":[12],"two":[13],"methodologies":[14,31],"to":[15,43,46,53,65],"cope":[16],"with":[17],"issue":[19],"before":[20],"the":[21,27,35,38,48,51,57,67],"logic":[22],"synthesis":[23,64],"step":[24],"without":[25],"modifying":[26],"standard":[28],"flow.":[29],"Both":[30],"are":[32],"based":[33],"on":[34],"study":[36],"of":[37,50],"maximum":[40],"sensitivity":[42],"temperature":[44],"variations":[45],"select":[47],"cells":[49],"library":[52],"be":[54],"used":[55],"for":[56],"synthesis.":[58],"We":[59],"provide":[60],"icyflex2":[61],"CSEM":[62],"processor":[63],"demonstrate":[66],"variability":[69],"reduction":[70],"obtained.":[71]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}