{"id":"https://openalex.org/W2009482335","doi":"https://doi.org/10.1109/icecs.2012.6463711","title":"Ultra-low voltage drain-bulk connected MOS transistors in weak and moderate inversion","display_name":"Ultra-low voltage drain-bulk connected MOS transistors in weak and moderate inversion","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2009482335","doi":"https://doi.org/10.1109/icecs.2012.6463711","mag":"2009482335"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031947523","display_name":"Athanasios Dimakos","orcid":null},"institutions":[{"id":"https://openalex.org/I142617266","display_name":"University of Crete","ror":"https://ror.org/00dr28g20","country_code":"GR","type":"education","lineage":["https://openalex.org/I142617266"]},{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Athanasios Dimakos","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","Dept. of Electron. & Comput. Eng., Tech. Univ. of Crete, Chania, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Tech. Univ. of Crete, Chania, Greece#TAB#","institution_ids":["https://openalex.org/I142617266"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050096507","display_name":"Matthias Bucher","orcid":"https://orcid.org/0000-0002-2584-2533"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]},{"id":"https://openalex.org/I142617266","display_name":"University of Crete","ror":"https://ror.org/00dr28g20","country_code":"GR","type":"education","lineage":["https://openalex.org/I142617266"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Matthias Bucher","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","Dept. of Electron. & Comput. Eng., Tech. Univ. of Crete, Chania, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Tech. Univ. of Crete, Chania, Greece#TAB#","institution_ids":["https://openalex.org/I142617266"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059703815","display_name":"Rupendra Kumar Sharma","orcid":"https://orcid.org/0000-0002-1058-7592"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]},{"id":"https://openalex.org/I142617266","display_name":"University of Crete","ror":"https://ror.org/00dr28g20","country_code":"GR","type":"education","lineage":["https://openalex.org/I142617266"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Rupendra Kumar Sharma","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","Dept. of Electron. & Comput. Eng., Tech. Univ. of Crete, Chania, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Tech. Univ. of Crete, Chania, Greece#TAB#","institution_ids":["https://openalex.org/I142617266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035531105","display_name":"Ilias Chlis","orcid":"https://orcid.org/0000-0002-9542-5022"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ilias Chlis","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, Columbia, NY, USA","Dept. of Electr. Eng, Columbia Univ., New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, Columbia, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Columbia Univ., New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031947523"],"corresponding_institution_ids":["https://openalex.org/I142617266","https://openalex.org/I55741626"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.08105114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"56","issue":null,"first_page":"17","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8685383796691895},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8662298917770386},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.7399414777755737},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6700261831283569},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5971615314483643},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5910438299179077},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.5435521602630615},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.4986758232116699},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4881039559841156},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.48072436451911926},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4571741223335266},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.4476626217365265},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.4402119219303131},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.424194872379303},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37931710481643677},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33397376537323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20636329054832458}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8685383796691895},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8662298917770386},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7399414777755737},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6700261831283569},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5971615314483643},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5910438299179077},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5435521602630615},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.4986758232116699},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4881039559841156},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.48072436451911926},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4571741223335266},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.4476626217365265},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.4402119219303131},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.424194872379303},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37931710481643677},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33397376537323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20636329054832458},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2012.6463711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.955.9933","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.955.9933","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Rupendra_Sharma2/publication/261076352_Ultra-low_voltage_drain-bulk_connected_MOS_transistors_in_weak_and_moderate_inversion/links/0a85e53b5347d736a8000000.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W49379994","https://openalex.org/W611446389","https://openalex.org/W1512799915","https://openalex.org/W1548813579","https://openalex.org/W2066735563","https://openalex.org/W2069468781","https://openalex.org/W2079826846","https://openalex.org/W2099144852","https://openalex.org/W2114490265","https://openalex.org/W2115710502","https://openalex.org/W2115970471","https://openalex.org/W2122945703","https://openalex.org/W2128000918","https://openalex.org/W2151180245","https://openalex.org/W2156422138","https://openalex.org/W2160509435","https://openalex.org/W4246830294","https://openalex.org/W6678956022"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2126351224","https://openalex.org/W2710703523","https://openalex.org/W2918058197","https://openalex.org/W2339472487","https://openalex.org/W2163800534"],"abstract_inverted_index":{"This":[0],"paper":[1],"aims":[2],"to":[3,64,88],"demonstrate":[4],"the":[5,58,69,75],"basic":[6],"characteristics":[7],"of":[8],"NMOS":[9],"and":[10,34,43,61,66,90],"PMOS":[11],"drain-bulk":[12],"connected":[13],"transistors":[14],"for":[15,32,40],"ultra-low":[16],"voltage":[17,42],"applications.":[18],"On-wafer":[19],"measurements":[20],"were":[21,30],"done":[22,31],"on":[23],"180nm":[24,33],"CMOS":[25],"process,":[26],"while":[27],"TCAD":[28,91],"simulations":[29],"45nm":[35],"technology":[36],"nodes.":[37],"Analytical":[38],"expressions":[39],"Early":[41],"intrinsic":[44],"gain":[45],"in":[46],"weak-moderate":[47],"inversion":[48],"are":[49,55,62],"provided,":[50],"showing":[51],"that":[52],"these":[53],"quantities":[54],"dominated":[56],"by":[57],"substrate":[59],"effect":[60],"insensitive":[63],"bias":[65],"geometry.":[67],"Furthermore,":[68],"analytical":[70],"model":[71],"as":[72,74],"well":[73],"EKV3":[76],"MOSFET":[77],"compact":[78],"model,":[79],"following":[80],"suitable":[81],"parameter":[82],"extraction,":[83],"show":[84],"a":[85],"close":[86],"agreement":[87],"measured":[89],"simulated":[92],"data.":[93]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}