{"id":"https://openalex.org/W1966584930","doi":"https://doi.org/10.1109/icecs.2012.6463629","title":"A new XOR-based Content Addressable Memory architecture","display_name":"A new XOR-based Content Addressable Memory architecture","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1966584930","doi":"https://doi.org/10.1109/icecs.2012.6463629","mag":"1966584930"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2434/220111","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033404614","display_name":"L. Frontini","orcid":"https://orcid.org/0000-0002-1137-8629"},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Frontini","raw_affiliation_strings":["Department of Physics, Universit\u00e0 degli Studi di Milano, Milano, Italy","Dept. of Phys., Univ. degli Studi di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Universit\u00e0 degli Studi di Milano, Milano, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dept. of Phys., Univ. degli Studi di Milano, Milan, Italy","institution_ids":["https://openalex.org/I189158943"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Seyedruhollah Shojaii","orcid":null},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Seyedruhollah Shojaii","raw_affiliation_strings":["Department of Physics, Universit\u00e0 degli Studi di Milano, Milano, Italy","Dept. of Phys., Univ. degli Studi di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Universit\u00e0 degli Studi di Milano, Milano, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dept. of Phys., Univ. degli Studi di Milano, Milan, Italy","institution_ids":["https://openalex.org/I189158943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041389564","display_name":"A. Stabile","orcid":"https://orcid.org/0000-0002-6868-8329"},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Stabile","raw_affiliation_strings":["Department of Physics, Universit\u00e0 degli Studi di Milano, Milano, Italy","Dept. of Phys., Univ. degli Studi di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Universit\u00e0 degli Studi di Milano, Milano, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dept. of Phys., Univ. degli Studi di Milano, Milan, Italy","institution_ids":["https://openalex.org/I189158943"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104437581","display_name":"Valentino Liberali","orcid":"https://orcid.org/0000-0003-1333-6876"},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valentino Liberali","raw_affiliation_strings":["Department of Physics, Universit\u00e0 degli Studi di Milano, Milano, Italy","Dept. of Phys., Univ. degli Studi di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Universit\u00e0 degli Studi di Milano, Milano, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dept. of Phys., Univ. degli Studi di Milano, Milan, Italy","institution_ids":["https://openalex.org/I189158943"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I189158943"],"apc_list":null,"apc_paid":null,"fwci":1.5131,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.80426022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"701","last_page":"704"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10911","display_name":"Chemical Synthesis and Analysis","score":0.9336000084877014,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9304999709129333,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.766538143157959},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6087619066238403},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5861039161682129},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5655583739280701},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.5286688804626465},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5234155654907227},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4369467496871948},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4314950704574585},{"id":"https://openalex.org/keywords/bitwise-operation","display_name":"Bitwise operation","score":0.42249998450279236},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42097151279449463},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.4189267158508301},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3959874212741852},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3550541400909424},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.250493586063385},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1942727267742157},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1634567677974701},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12908068299293518},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11246320605278015}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.766538143157959},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6087619066238403},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5861039161682129},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5655583739280701},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.5286688804626465},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5234155654907227},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4369467496871948},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4314950704574585},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.42249998450279236},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42097151279449463},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.4189267158508301},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3959874212741852},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3550541400909424},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.250493586063385},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1942727267742157},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1634567677974701},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12908068299293518},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11246320605278015},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2012.6463629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},{"id":"pmh:oai:air.unimi.it:2434/220111","is_oa":true,"landing_page_url":"http://hdl.handle.net/2434/220111","pdf_url":null,"source":{"id":"https://openalex.org/S4306400516","display_name":"Archivio Istituzionale della Ricerca (Universita Degli Studi Di Milano)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I189158943","host_organization_name":"University of Milan","host_organization_lineage":["https://openalex.org/I189158943"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:air.unimi.it:2434/220111","is_oa":true,"landing_page_url":"http://hdl.handle.net/2434/220111","pdf_url":null,"source":{"id":"https://openalex.org/S4306400516","display_name":"Archivio Istituzionale della Ricerca (Universita Degli Studi Di Milano)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I189158943","host_organization_name":"University of Milan","host_organization_lineage":["https://openalex.org/I189158943"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2017272543","https://openalex.org/W2062143991","https://openalex.org/W2104242582","https://openalex.org/W2108546362","https://openalex.org/W2142345945","https://openalex.org/W2147168629"],"related_works":["https://openalex.org/W2362925226","https://openalex.org/W1989420504","https://openalex.org/W2041845676","https://openalex.org/W1981170240","https://openalex.org/W3103704822","https://openalex.org/W2282934097","https://openalex.org/W2047264287","https://openalex.org/W2104200744","https://openalex.org/W2309480169","https://openalex.org/W2165082655"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"describe":[4],"a":[5,13,27,30,61,80,105,120,141],"Content":[6],"Addressable":[7],"Memory":[8],"(CAM)":[9],"architecture":[10,76],"based":[11,78],"on":[12,41,79],"new":[14],"custom":[15],"cell,":[16],"called":[17],"XORAM.":[18],"The":[19,53,74],"cell":[20,36],"is":[21,57,77,138],"composed":[22],"by":[23,59,140],"two":[24],"main":[25],"blocks:":[26],"6T-SRAM,":[28],"and":[29,84,94,115],"4T-XOR":[31],"logic":[32],"gate.":[33],"Each":[34],"XORAM":[35,69],"compares":[37],"the":[38,42,46,50,68,72,126],"input":[39],"data":[40,47],"bit":[43,56],"line":[44],"with":[45,119],"stored":[48],"in":[49,108],"6T-SRAM":[51],"cell.":[52],"output":[54],"matching":[55],"obtained":[58],"performing":[60],"NOR":[62],"operation":[63,91],"between":[64],"all":[65],"bits":[66],"of":[67,143],"cells":[70],"storing":[71],"word.":[73],"proposed":[75,127],"fully-CMOS":[81],"combinational":[82],"logic,":[83],"it":[85],"does":[86],"nor":[87],"require":[88],"any":[89],"precharge":[90,123],"or":[92],"control":[93],"timing":[95],"logic.":[96],"A":[97],"compact":[98],"full-custom":[99],"layout":[100],"has":[101],"been":[102],"designed":[103],"for":[104],"memory":[106],"organized":[107],"18-bit":[109],"words,":[110],"to":[111],"reduce":[112],"both":[113],"area":[114],"power":[116,136],"consumption.":[117],"Compared":[118],"conventional":[121],"selective":[122],"match-line":[124],"technique,":[125],"circuit":[128],"occupies":[129],"less":[130],"area.":[131],"Simulation":[132],"results":[133],"demonstrate":[134],"that":[135],"consumption":[137],"reduced":[139],"factor":[142],"8.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}