{"id":"https://openalex.org/W2004840155","doi":"https://doi.org/10.1109/icecs.2012.6463514","title":"Second-order TDTL with initialization process","display_name":"Second-order TDTL with initialization process","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2004840155","doi":"https://doi.org/10.1109/icecs.2012.6463514","mag":"2004840155"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020682177","display_name":"Mahmoud Al\u2010Qutayri","orcid":"https://orcid.org/0000-0002-9600-8036"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"M. A. Al-Qutayri","raw_affiliation_strings":["College of Engineering, Khalifa University, Sharjah, UAE","Coll. of Eng., Khalifa Univ., Sharjah, United Arab Emirates"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Engineering, Khalifa University, Sharjah, UAE","institution_ids":["https://openalex.org/I176601375"]},{"raw_affiliation_string":"Coll. of Eng., Khalifa Univ., Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111498649","display_name":"Saleh R. Al\u2010Araji","orcid":null},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"S. R. Al-Araji","raw_affiliation_strings":["College of Engineering, Khalifa University, Sharjah, UAE","Coll. of Eng., Khalifa Univ., Sharjah, United Arab Emirates"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Engineering, Khalifa University, Sharjah, UAE","institution_ids":["https://openalex.org/I176601375"]},{"raw_affiliation_string":"Coll. of Eng., Khalifa Univ., Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055577552","display_name":"J. Jeedella","orcid":null},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"J. Jeedella","raw_affiliation_strings":["College of Engineering, Khalifa University, Sharjah, UAE","Coll. of Eng., Khalifa Univ., Sharjah, United Arab Emirates"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Engineering, Khalifa University, Sharjah, UAE","institution_ids":["https://openalex.org/I176601375"]},{"raw_affiliation_string":"Coll. of Eng., Khalifa Univ., Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108203605","display_name":"O. A. K. Al-Ali","orcid":null},"institutions":[{"id":"https://openalex.org/I11983389","display_name":"Manchester Metropolitan University","ror":"https://ror.org/02hstj355","country_code":"GB","type":"education","lineage":["https://openalex.org/I11983389"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"O. A. K. Al-Ali","raw_affiliation_strings":["School of Engineering, Manchester Metropolitan University, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Manchester Metropolitan University, Manchester, UK","institution_ids":["https://openalex.org/I11983389"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027453106","display_name":"Nader Anani","orcid":"https://orcid.org/0000-0002-0944-8915"},"institutions":[{"id":"https://openalex.org/I11983389","display_name":"Manchester Metropolitan University","ror":"https://ror.org/02hstj355","country_code":"GB","type":"education","lineage":["https://openalex.org/I11983389"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"N. A. Anani","raw_affiliation_strings":["School of Engineering, Manchester Metropolitan University, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Manchester Metropolitan University, Manchester, UK","institution_ids":["https://openalex.org/I11983389"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"909","last_page":"912"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.7245100736618042},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.7174847722053528},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6811965703964233},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6373879313468933},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5430265665054321},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5416306853294373},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.48262128233909607},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4656684398651123},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.456204891204834},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4193223714828491},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18950513005256653},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15030616521835327},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.13098233938217163},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1001451313495636},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08387145400047302},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07682943344116211}],"concepts":[{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.7245100736618042},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.7174847722053528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6811965703964233},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6373879313468933},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5430265665054321},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5416306853294373},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.48262128233909607},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4656684398651123},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.456204891204834},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4193223714828491},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18950513005256653},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15030616521835327},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.13098233938217163},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1001451313495636},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08387145400047302},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07682943344116211},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2012.6463514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1588280643","https://openalex.org/W1599994156","https://openalex.org/W2089047124","https://openalex.org/W2101326734","https://openalex.org/W2108988788","https://openalex.org/W2120169429","https://openalex.org/W2163336486","https://openalex.org/W2168306501","https://openalex.org/W2277210484","https://openalex.org/W2294347919","https://openalex.org/W2476112607","https://openalex.org/W2495786246","https://openalex.org/W2799067801"],"related_works":["https://openalex.org/W3204184292","https://openalex.org/W3176564347","https://openalex.org/W1985458517","https://openalex.org/W2355833770","https://openalex.org/W3031039437","https://openalex.org/W183202219","https://openalex.org/W3095877357","https://openalex.org/W2072565696","https://openalex.org/W2353997301","https://openalex.org/W2976219355"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3,83,89],"improved":[4],"time":[5],"delay":[6],"digital":[7],"tanlock":[8],"loop":[9,16,22,37,61],"(TDTL)":[10],"system":[11,64,79],"in":[12,92],"which":[13,52],"a":[14],"feedforward":[15,36],"is":[17,38,53],"used":[18,39],"to":[19,27,40],"initialize":[20],"the":[21,29,33,42,45,49,57,60,78,93,97],"filter":[23],"memory":[24,58],"so":[25],"as":[26],"enhance":[28],"acquisition":[30,94],"speed":[31,95],"of":[32,44,48,59],"system.":[34,100],"The":[35,63],"estimate":[41],"value":[43],"steady-state":[46],"frequency":[47,72],"input":[50],"signal":[51],"subsequently":[54],"loaded":[55],"into":[56],"filter.":[62],"was":[65,80],"simulated":[66],"and":[67,74,85],"tested":[68],"using":[69,71,82],"Simulink/Matalb":[70],"step":[73],"FSK":[75],"modulation.":[76],"Further,":[77],"implemented":[81],"FPGA":[84],"testing":[86],"results":[87],"indicate":[88],"ample":[90],"improvement":[91],"over":[96],"original":[98],"TDTL":[99]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}