{"id":"https://openalex.org/W1994893830","doi":"https://doi.org/10.1109/icecs.2012.6463502","title":"Estimating the starting point of conduction in nanoscale CMOS gates","display_name":"Estimating the starting point of conduction in nanoscale CMOS gates","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1994893830","doi":"https://doi.org/10.1109/icecs.2012.6463502","mag":"1994893830"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2012.6463502","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463502","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056020724","display_name":"Dimitrios Tzagkas","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Tzagkas","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Dept. of Phys., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Dept. of Phys., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spyridon Nikolaidis","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Dept. of Phys., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Dept. of Phys., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020701671","display_name":"Abdoul Rjoub","orcid":"https://orcid.org/0000-0001-8948-8070"},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":false,"raw_author_name":"Abdoul Rjoub","raw_affiliation_strings":["Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan","Computer Engineering Department; Jordan University of Science and Technology; Irbid Jordan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]},{"raw_affiliation_string":"Computer Engineering Department; Jordan University of Science and Technology; Irbid Jordan","institution_ids":["https://openalex.org/I156983542"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"957","last_page":"960"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7499088644981384},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7340118885040283},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6880403757095337},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5973727703094482},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.5529777407646179},{"id":"https://openalex.org/keywords/thermal-conduction","display_name":"Thermal conduction","score":0.47362229228019714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46627098321914673},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43961766362190247},{"id":"https://openalex.org/keywords/nanoscopic-scale","display_name":"Nanoscopic scale","score":0.4283989667892456},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.42155903577804565},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.41421815752983093},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37566709518432617},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.30455610156059265},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21925830841064453},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1604987382888794},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15782582759857178},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.11356240510940552}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7499088644981384},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7340118885040283},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6880403757095337},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5973727703094482},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.5529777407646179},{"id":"https://openalex.org/C172100665","wikidata":"https://www.wikidata.org/wiki/Q7465774","display_name":"Thermal conduction","level":2,"score":0.47362229228019714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46627098321914673},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43961766362190247},{"id":"https://openalex.org/C45206210","wikidata":"https://www.wikidata.org/wiki/Q2415817","display_name":"Nanoscopic scale","level":2,"score":0.4283989667892456},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.42155903577804565},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.41421815752983093},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37566709518432617},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.30455610156059265},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21925830841064453},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1604987382888794},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15782582759857178},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.11356240510940552},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2012.6463502","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2012.6463502","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2084408582","https://openalex.org/W2093085569","https://openalex.org/W2100272847","https://openalex.org/W2134067926","https://openalex.org/W2157024459","https://openalex.org/W4232738431"],"related_works":["https://openalex.org/W2095374523","https://openalex.org/W2791897932","https://openalex.org/W2010066109","https://openalex.org/W2545133822","https://openalex.org/W2545707786","https://openalex.org/W2340131852","https://openalex.org/W2470478960","https://openalex.org/W1999741645","https://openalex.org/W2166758606","https://openalex.org/W2276236870"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3],"method":[4,101],"for":[5,21,35,61,76,107],"calculating":[6],"the":[7,22,30,37,45,51,57,62,65,68,78,86,89,99],"starting":[8,31],"point":[9,32],"of":[10,12,29,39,44,56,64,67,88,98],"conduction":[11],"parallel":[13],"and":[14,50,53],"serial":[15,69],"transistor":[16,70],"structures":[17],"in":[18],"CMOS":[19],"gates":[20],"nanoscale":[23],"regime":[24],"is":[25,33,48,83,102],"introduced.":[26],"The":[27,42,95],"calculation":[28],"necessary":[34],"modeling":[36,77],"operation":[38,66,80],"complex":[40],"gates.":[41],"influence":[43],"parasitic":[46],"capacitances":[47],"determined":[49,84],"subthreshold":[52],"conducting":[54],"behavior":[55],"transistors":[58],"are":[59,74],"considered":[60],"analysis":[63],"structure.":[71],"Appropriate":[72],"assumptions":[73],"used":[75],"circuit":[79],"whose":[81],"efficiency":[82],"by":[85],"accuracy":[87,97],"results":[90],"compared":[91],"to":[92],"HSPICE":[93,105],"simulations.":[94],"overall":[96],"proposed":[100],"verified":[103],"through":[104],"simulations":[106],"32nm":[108],"high":[109],"k":[110],"dielectric":[111],"PTM":[112],"technology.":[113]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}