{"id":"https://openalex.org/W1967444090","doi":"https://doi.org/10.1109/icecs.2011.6122382","title":"ILP formulation for hybrid FPGA MPSoCs optimizing performance, area and memory usage","display_name":"ILP formulation for hybrid FPGA MPSoCs optimizing performance, area and memory usage","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W1967444090","doi":"https://doi.org/10.1109/icecs.2011.6122382","mag":"1967444090"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122382","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122382","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007527611","display_name":"C. L. Sotiropoulou","orcid":"https://orcid.org/0000-0001-9851-1658"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Calliope-Louisa Sotiropoulou","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Department of Physics,, Aristotle University of Thessaloniki,, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Department of Physics,, Aristotle University of Thessaloniki,, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spyridon Nikolaidis","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Department of Physics,, Aristotle University of Thessaloniki,, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Department of Physics,, Aristotle University of Thessaloniki,, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007527611"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":0.48335912,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64052473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"748","last_page":"751"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9103825688362122},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8227410912513733},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6613397598266602},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5666256546974182},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.514763355255127},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49688270688056946},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4370272159576416},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3156929016113281},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08063879609107971}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9103825688362122},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8227410912513733},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6613397598266602},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5666256546974182},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.514763355255127},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49688270688056946},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4370272159576416},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3156929016113281},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08063879609107971}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2011.6122382","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122382","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2068350180","https://openalex.org/W2079831844","https://openalex.org/W2104210557","https://openalex.org/W2122781161","https://openalex.org/W2141275605","https://openalex.org/W2153798033","https://openalex.org/W2162097970","https://openalex.org/W2171249953","https://openalex.org/W4234929493","https://openalex.org/W4252297817","https://openalex.org/W6682891279"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W1967938402","https://openalex.org/W2137671689","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W3146394219","https://openalex.org/W2157008728"],"abstract_inverted_index":{"In":[0],"this":[1,42,110],"paper":[2],"an":[3,80,119],"integer":[4],"linear":[5],"programming":[6],"(ILP)":[7],"model":[8,69,83],"is":[9,44],"proposed":[10],"for":[11,28,52,62,84,123],"identifying":[12],"the":[13,25,37,45,48,53,56,76,85,89,95],"optimal":[14,57],"resources":[15],"allocation":[16,27],"and":[17,32,92,126],"application":[18],"partitioning":[19],"on":[20,36,88],"FPGA-based":[21],"hybrid":[22,58],"MPSoC,":[23],"including":[24],"memory":[26,96,124],"each":[29,63],"processing":[30],"unit":[31],"total":[33],"BRAM":[34,86,99],"usage":[35,87,97,100],"device.":[38],"The":[39],"motivation":[40],"behind":[41],"work":[43,106],"reduction":[46],"of":[47,55,75],"necessary":[49],"exploration":[50],"time":[51],"identification":[54],"MPSoC":[59],"architecture":[60],"implementation":[61],"particular":[64],"application.":[65],"Whilst":[66],"many":[67],"ILP":[68],"approaches":[70],"have":[71,118],"been":[72],"proposed,":[73],"none":[74],"existing":[77],"models":[78],"presents":[79],"accurate":[81],"calculation":[82],"FPGA":[90],"device":[91],"can":[93],"impose":[94],"and/or":[98],"as":[101],"a":[102],"design":[103],"constraint.":[104],"Our":[105],"comes":[107],"to":[108],"fill":[109],"void,":[111],"especially":[112],"now":[113],"that":[114],"modern":[115],"multimedia":[116],"applications":[117],"ever":[120],"increasing":[121],"need":[122],"space":[125],"data":[127],"throughput.":[128]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}