{"id":"https://openalex.org/W1986612229","doi":"https://doi.org/10.1109/icecs.2011.6122366","title":"A CNFET-based characterization framework for digital circuits","display_name":"A CNFET-based characterization framework for digital circuits","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W1986612229","doi":"https://doi.org/10.1109/icecs.2011.6122366","mag":"1986612229"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027024647","display_name":"Jacques L. Athow","orcid":null},"institutions":[{"id":"https://openalex.org/I51768193","display_name":"Royal Military College of Canada","ror":"https://ror.org/04yr71909","country_code":"CA","type":"education","lineage":["https://openalex.org/I51768193"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jacques L. Athow","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","Department of Electrical & Computer Engineering, Royal Military College of Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","institution_ids":["https://openalex.org/I51768193"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Royal Military College of Canada","institution_ids":["https://openalex.org/I51768193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017920414","display_name":"C. Rozon","orcid":null},"institutions":[{"id":"https://openalex.org/I51768193","display_name":"Royal Military College of Canada","ror":"https://ror.org/04yr71909","country_code":"CA","type":"education","lineage":["https://openalex.org/I51768193"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Come Rozon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","Department of Electrical & Computer Engineering, Royal Military College of Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","institution_ids":["https://openalex.org/I51768193"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Royal Military College of Canada","institution_ids":["https://openalex.org/I51768193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002571587","display_name":"D. Al-Khalili","orcid":"https://orcid.org/0000-0002-0079-8417"},"institutions":[{"id":"https://openalex.org/I51768193","display_name":"Royal Military College of Canada","ror":"https://ror.org/04yr71909","country_code":"CA","type":"education","lineage":["https://openalex.org/I51768193"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Dhamin Al-Khalili","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","Department of Electrical & Computer Engineering, Royal Military College of Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Royal Military College of Canada, Canada","institution_ids":["https://openalex.org/I51768193"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Royal Military College of Canada","institution_ids":["https://openalex.org/I51768193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032933923","display_name":"J. M. Pierre Langlois","orcid":"https://orcid.org/0000-0003-1721-2520"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. M. Pierre Langlois","raw_affiliation_strings":["D\u00e9partement de g\u00e9nie informatique et g\u00e9nie logiciel, \u00c9cole Polytechnique de Montr\u00e9al, Canada","D\u00e9partement de G\u00e9nie Informatique et G\u00e9nie Logiciel, Ecole Polytechnique de Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement de g\u00e9nie informatique et g\u00e9nie logiciel, \u00c9cole Polytechnique de Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"D\u00e9partement de G\u00e9nie Informatique et G\u00e9nie Logiciel, Ecole Polytechnique de Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5027024647"],"corresponding_institution_ids":["https://openalex.org/I51768193"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07736612,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"681","last_page":"684"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6800113916397095},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6119132041931152},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5571670532226562},{"id":"https://openalex.org/keywords/carbon-nanotube-field-effect-transistor","display_name":"Carbon nanotube field-effect transistor","score":0.4862591028213501},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4753149151802063},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4578205347061157},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45096662640571594},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4495099186897278},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44374164938926697},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41192498803138733},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3897731304168701},{"id":"https://openalex.org/keywords/field-effect-transistor","display_name":"Field-effect transistor","score":0.25915348529815674},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23167717456817627},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18371784687042236},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13904458284378052},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08381655812263489}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6800113916397095},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6119132041931152},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5571670532226562},{"id":"https://openalex.org/C58916441","wikidata":"https://www.wikidata.org/wiki/Q1778563","display_name":"Carbon nanotube field-effect transistor","level":5,"score":0.4862591028213501},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4753149151802063},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4578205347061157},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45096662640571594},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4495099186897278},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44374164938926697},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41192498803138733},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3897731304168701},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.25915348529815674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23167717456817627},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18371784687042236},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13904458284378052},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08381655812263489},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2011.6122366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:17320","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/17320/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1993896794","https://openalex.org/W2045245306","https://openalex.org/W2077640425","https://openalex.org/W2096864090","https://openalex.org/W2138117641","https://openalex.org/W2139285342","https://openalex.org/W2146669227","https://openalex.org/W2165303371","https://openalex.org/W2172161464","https://openalex.org/W6684480275"],"related_works":["https://openalex.org/W3150791155","https://openalex.org/W2170979950","https://openalex.org/W2039299085","https://openalex.org/W4380881976","https://openalex.org/W2053966050","https://openalex.org/W2991739378","https://openalex.org/W1980349267","https://openalex.org/W2098419840","https://openalex.org/W2140610743","https://openalex.org/W2116326546"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,20,59],"framework":[4,41],"to":[5,39],"develop":[6],"and":[7,30,33,49,52,73,87],"characterize":[8],"digital":[9],"circuits":[10],"using":[11,89],"Carbon":[12,97],"Nanotube":[13,98],"Field":[14],"Effect":[15],"Transistors":[16],"(CNFET).":[17],"We":[18],"define":[19],"4-step":[21],"process":[22],"that":[23],"involves":[24,42],"design":[25],"capture,":[26],"pre-processing,":[27],"circuit":[28,82,102],"simulation":[29],"results":[31,75],"extraction":[32],"interpretation.":[34],"The":[35],"initial":[36],"work":[37],"leading":[38],"this":[40],"the":[43,90,94,100],"selection":[44],"of":[45,54,61,96,117],"appropriate":[46],"CNFET":[47],"model":[48,50],"parameters,":[51],"determination":[53],"optimized":[55],"substrate":[56],"voltage.":[57],"Through":[58],"set":[60],"custom-design":[62],"automated":[63],"scripts,":[64],"various":[65],"logic":[66],"gates":[67],"were":[68,71,76],"simulated,":[69],"data":[70],"compiled":[72],"characterization":[74],"obtained.":[77],"A":[78],"complete":[79],"approximate":[80],"squarer":[81],"was":[83,103,121],"also":[84,104],"designed,":[85],"implemented":[86,105],"characterized":[88],"framework.":[91],"To":[92],"demonstrate":[93],"power":[95],"technology,":[99],"same":[101],"in":[106,119],"16":[107],"nm":[108],"CMOS":[109],"technology":[110],"for":[111],"comparison.":[112],"An":[113],"improvement":[114],"by":[115],"factor":[116],"17\u00d7":[118],"PDP":[120],"achieved":[122],"with":[123],"CNT.":[124]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}