{"id":"https://openalex.org/W2046359220","doi":"https://doi.org/10.1109/icecs.2011.6122337","title":"Compact code generation for embedded applications on digital signal processors","display_name":"Compact code generation for embedded applications on digital signal processors","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2046359220","doi":"https://doi.org/10.1109/icecs.2011.6122337","mag":"2046359220"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005484411","display_name":"Hassan Salamy","orcid":"https://orcid.org/0000-0003-1314-1702"},"institutions":[{"id":"https://openalex.org/I13511017","display_name":"Texas State University","ror":"https://ror.org/05h9q1g27","country_code":"US","type":"education","lineage":["https://openalex.org/I13511017"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hassan Salamy","raw_affiliation_strings":["Ingram School of Engineering, Texas State University, San Marcos, TX, USA","[Ingram School of Engineering, Texas State University, San Marcos, Texas, USA]"],"affiliations":[{"raw_affiliation_string":"Ingram School of Engineering, Texas State University, San Marcos, TX, USA","institution_ids":["https://openalex.org/I13511017"]},{"raw_affiliation_string":"[Ingram School of Engineering, Texas State University, San Marcos, Texas, USA]","institution_ids":["https://openalex.org/I13511017"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005484411"],"corresponding_institution_ids":["https://openalex.org/I13511017"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10384652,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":null,"first_page":"563","last_page":"566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7880533933639526},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.7105896472930908},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6266390681266785},{"id":"https://openalex.org/keywords/addressing-mode","display_name":"Addressing mode","score":0.5772228240966797},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5031866431236267},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5026049613952637},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.46215397119522095},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.42312511801719666},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.415499746799469},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3763551712036133},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2834252715110779},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22642648220062256},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.20451825857162476},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1210050880908966},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.10096269845962524},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08191302418708801}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7880533933639526},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.7105896472930908},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6266390681266785},{"id":"https://openalex.org/C16901944","wikidata":"https://www.wikidata.org/wiki/Q367183","display_name":"Addressing mode","level":4,"score":0.5772228240966797},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5031866431236267},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5026049613952637},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.46215397119522095},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.42312511801719666},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.415499746799469},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3763551712036133},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2834252715110779},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22642648220062256},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.20451825857162476},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1210050880908966},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.10096269845962524},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08191302418708801},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2011.6122337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W34041591","https://openalex.org/W1523929277","https://openalex.org/W1594807353","https://openalex.org/W1978160955","https://openalex.org/W1981718090","https://openalex.org/W1999095027","https://openalex.org/W2003725985","https://openalex.org/W2023335354","https://openalex.org/W2103552119","https://openalex.org/W2108861994","https://openalex.org/W2165899471","https://openalex.org/W4234197339","https://openalex.org/W4243705787","https://openalex.org/W4249006057","https://openalex.org/W4250060586","https://openalex.org/W6601355416"],"related_works":["https://openalex.org/W2390348052","https://openalex.org/W2065566231","https://openalex.org/W2390600871","https://openalex.org/W2363399630","https://openalex.org/W2148867666","https://openalex.org/W2074772664","https://openalex.org/W3151060331","https://openalex.org/W2115543692","https://openalex.org/W2114354207","https://openalex.org/W2251007391"],"abstract_inverted_index":{"Digital":[0],"Signal":[1],"Processors":[2],"(DSPs)":[3],"are":[4],"a":[5],"family":[6],"of":[7,60,127],"embedded":[8],"processors":[9],"with":[10,47,113],"tight":[11],"constraints":[12],"on":[13,121],"memory,":[14],"area,":[15],"and":[16,116],"cost.":[17],"Many":[18],"such":[19],"systems":[20],"have":[21,33],"irregular":[22],"addressing":[23],"modes":[24],"where":[25],"base-plus-offset":[26],"mode":[27],"is":[28,77],"not":[29],"supported.":[30],"However,":[31],"they":[32],"address":[34,42,62],"generation":[35,76],"units":[36],"(AGUs)":[37],"that":[38,91],"can":[39,53,92],"perform":[40],"auto-increment/decrement":[41],"arithmetic":[43,63],"instructions":[44,64],"in":[45],"parallel":[46],"the":[48,58,67,83,109,125],"same":[49],"Load/Store":[50],"instruction.":[51],"This":[52,80],"be":[54],"utilized":[55],"to":[56,65,108],"reduce":[57],"number":[59],"explicit":[61],"minimize":[66],"code":[68,75,84],"size.":[69],"An":[70],"effective":[71],"technique":[72,81],"for":[73],"optimized":[74],"offset":[78,89,110],"assignment.":[79],"reduces":[82],"size":[85],"by":[86],"finding":[87],"an":[88,101],"assignment":[90,111],"maximally":[93],"utilize":[94],"auto-increment/decrement.":[95],"In":[96],"this":[97],"paper,":[98],"we":[99],"present":[100],"optimal":[102],"integer":[103],"linear":[104],"programming":[105],"(ILP)":[106],"solution":[107],"problem":[112],"variable":[114,117],"coalescing":[115],"permutation.":[118],"Experimental":[119],"results":[120],"several":[122],"benchmarks":[123],"show":[124],"effectiveness":[126],"our":[128],"techniques.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}