{"id":"https://openalex.org/W2067192709","doi":"https://doi.org/10.1109/icecs.2011.6122310","title":"Design of new full adder cell using hybrid-CMOS logic style","display_name":"Design of new full adder cell using hybrid-CMOS logic style","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2067192709","doi":"https://doi.org/10.1109/icecs.2011.6122310","mag":"2067192709"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011688940","display_name":"Mohammad Javad Zavarei","orcid":"https://orcid.org/0000-0002-5615-4178"},"institutions":[{"id":"https://openalex.org/I3132928613","display_name":"Sadjad University of Technology","ror":"https://ror.org/04b9hej41","country_code":"IR","type":"education","lineage":["https://openalex.org/I3132928613"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mohammad Javad Zavarei","raw_affiliation_strings":["Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran","institution_ids":["https://openalex.org/I3132928613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077901859","display_name":"Mohammad Reza Baghbanmanesh","orcid":null},"institutions":[{"id":"https://openalex.org/I3132928613","display_name":"Sadjad University of Technology","ror":"https://ror.org/04b9hej41","country_code":"IR","type":"education","lineage":["https://openalex.org/I3132928613"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Reza Baghbanmanesh","raw_affiliation_strings":["Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran","institution_ids":["https://openalex.org/I3132928613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006681497","display_name":"Ehsan Kargaran","orcid":"https://orcid.org/0000-0001-9009-1863"},"institutions":[{"id":"https://openalex.org/I3132928613","display_name":"Sadjad University of Technology","ror":"https://ror.org/04b9hej41","country_code":"IR","type":"education","lineage":["https://openalex.org/I3132928613"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ehsan Kargaran","raw_affiliation_strings":["Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran","institution_ids":["https://openalex.org/I3132928613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017531099","display_name":"Hooman Nabovati","orcid":null},"institutions":[{"id":"https://openalex.org/I3132928613","display_name":"Sadjad University of Technology","ror":"https://ror.org/04b9hej41","country_code":"IR","type":"education","lineage":["https://openalex.org/I3132928613"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hooman Nabovati","raw_affiliation_strings":["Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran","institution_ids":["https://openalex.org/I3132928613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038469837","display_name":"Abbas Golmakani","orcid":null},"institutions":[{"id":"https://openalex.org/I3132928613","display_name":"Sadjad University of Technology","ror":"https://ror.org/04b9hej41","country_code":"IR","type":"education","lineage":["https://openalex.org/I3132928613"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Abbas Golmakani","raw_affiliation_strings":["Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran","institution_ids":["https://openalex.org/I3132928613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5011688940"],"corresponding_institution_ids":["https://openalex.org/I3132928613"],"apc_list":null,"apc_paid":null,"fwci":0.5299,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.70402206,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9381427764892578},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.9352142810821533},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.7760210037231445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.688871443271637},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6507681608200073},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6090771555900574},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6063857674598694},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5841664671897888},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4998011589050293},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.44989389181137085},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42991453409194946},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.42469322681427},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.4155310094356537},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38999250531196594},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36089038848876953},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20337745547294617},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.19267341494560242},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16946092247962952},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15023311972618103},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.12873166799545288}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9381427764892578},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.9352142810821533},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.7760210037231445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.688871443271637},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6507681608200073},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6090771555900574},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6063857674598694},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5841664671897888},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4998011589050293},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.44989389181137085},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42991453409194946},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.42469322681427},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.4155310094356537},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38999250531196594},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36089038848876953},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20337745547294617},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.19267341494560242},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16946092247962952},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15023311972618103},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.12873166799545288},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2011.6122310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1842156172","https://openalex.org/W1994627436","https://openalex.org/W2124278579","https://openalex.org/W2138968074","https://openalex.org/W2155132174","https://openalex.org/W2159229333","https://openalex.org/W6638957527"],"related_works":["https://openalex.org/W2528642809","https://openalex.org/W2336540700","https://openalex.org/W2142391099","https://openalex.org/W2182262892","https://openalex.org/W2559769120","https://openalex.org/W3093482235","https://openalex.org/W1882870471","https://openalex.org/W2096984268","https://openalex.org/W2567588322","https://openalex.org/W1913026194"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,21],"novel":[6,22],"1-bit":[7],"full":[8,16,48,69],"adder":[9,17,49,70],"using":[10],"hybrid-CMOS":[11],"logic":[12],"style.":[13],"The":[14],"new":[15],"is":[18,50],"based":[19,51],"on":[20,52],"XOR-XNOR":[23],"circuit":[24],"that":[25,68],"generates":[26],"XOR":[27],"and":[28,33,57],"XNOR":[29],"full-swing":[30,60],"outputs":[31],"simultaneously":[32],"outperforms":[34],"its":[35],"best":[36],"counterpart":[37],"showing":[38],"28%":[39],"improvement":[40,53],"in":[41,54,73],"power-delay":[42],"product":[43],"(PDP).":[44],"Design":[45],"of":[46],"proposed":[47],"the":[55,74],"PDP":[56,75],"it":[58],"provides":[59],"output":[61],"with":[62],"good":[63],"driving":[64],"capability.":[65],"Simulations":[66],"demonstrate":[67],"successfully":[71],"operates":[72],"compared":[76],"to":[77],"similar":[78],"circuits.":[79]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}