{"id":"https://openalex.org/W2090939166","doi":"https://doi.org/10.1109/icecs.2011.6122235","title":"X86-ARM binary hardware interpreter","display_name":"X86-ARM binary hardware interpreter","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2090939166","doi":"https://doi.org/10.1109/icecs.2011.6122235","mag":"2090939166"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059331766","display_name":"Hussein Karaki","orcid":null},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":true,"raw_author_name":"Hussein Karaki","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065922595","display_name":"Haitham Akkary","orcid":null},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Haitham Akkary","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046626559","display_name":"Shahrokh Shahidzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shahrokh Shahidzadeh","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation Jones Farm, Hillsboro, OR 97124-5961, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation Jones Farm, Hillsboro, OR 97124-5961, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059331766"],"corresponding_institution_ids":["https://openalex.org/I98635879"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56552448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"25","issue":null,"first_page":"145","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.9395395517349243},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.8057073354721069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7683706283569336},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6989342570304871},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6467095017433167},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5795958042144775},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5711756944656372},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5496944189071655},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5306640863418579},{"id":"https://openalex.org/keywords/bios","display_name":"BIOS","score":0.5181444883346558},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.4975591003894806},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37834471464157104},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.341091513633728},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.26239141821861267}],"concepts":[{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.9395395517349243},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.8057073354721069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7683706283569336},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6989342570304871},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6467095017433167},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5795958042144775},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5711756944656372},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5496944189071655},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5306640863418579},{"id":"https://openalex.org/C536060405","wikidata":"https://www.wikidata.org/wiki/Q226264","display_name":"BIOS","level":2,"score":0.5181444883346558},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.4975591003894806},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37834471464157104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.341091513633728},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.26239141821861267}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2011.6122235","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122235","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W95902941","https://openalex.org/W1582900148","https://openalex.org/W1925217496","https://openalex.org/W2004340162","https://openalex.org/W2032094184","https://openalex.org/W2043398903","https://openalex.org/W2071568619","https://openalex.org/W2120230074","https://openalex.org/W2157074753","https://openalex.org/W2162973193","https://openalex.org/W3142147837","https://openalex.org/W3145830094","https://openalex.org/W6603852183"],"related_works":["https://openalex.org/W1964586167","https://openalex.org/W2390650526","https://openalex.org/W2766777357","https://openalex.org/W2364006374","https://openalex.org/W3005677086","https://openalex.org/W2479669872","https://openalex.org/W2369102298","https://openalex.org/W2544369712","https://openalex.org/W4236526691","https://openalex.org/W2090939166"],"abstract_inverted_index":{"In":[0,95],"the":[1,15,26,33,40,43,68,72,78,102,158],"computer":[2,28],"hardware":[3],"industry,":[4],"there":[5],"are":[6,76],"currently":[7],"two":[8],"highly":[9],"successful":[10],"instruction":[11,112,137],"set":[12,113,165],"architectures":[13],"(ISAs):":[14],"CISC":[16,136],"x86":[17,91,127,135],"ISA":[18,36,63],"which":[19,37,108],"is":[20],"an":[21,121,126],"established":[22],"standard":[23,41,62,142],"architecture":[24,114,119],"in":[25,42],"personal":[27],"and":[29,32,54,92,153,163],"server":[30],"markets,":[31],"RISC":[34],"ARM":[35,93,122,143,159],"has":[38],"become":[39],"fast":[44],"growing":[45],"ultra-mobile":[46],"computing":[47,85],"devices":[48],"market,":[49],"such":[50],"as":[51],"smart-":[52],"phones":[53],"tablets.":[55],"Program":[56],"binaries":[57],"that":[58,87,129],"run":[59,89,132],"on":[60,67],"one":[61,139],"cannot":[64],"be":[65],"used":[66],"other":[69],"without":[70],"recompiling":[71],"source":[73],"application.":[74],"We":[75,145],"investigating":[77],"technical":[79],"feasibility":[80],"of":[81,105,166],"designing":[82,110],"energy-efficient":[83],"universal":[84],"platform":[86],"can":[88],"both":[90],"binaries.":[94],"this":[96],"paper,":[97],"we":[98],"present":[99,154],"results":[100,156],"from":[101],"initial":[103],"stage":[104],"our":[106,148],"work,":[107],"involves":[109],"multiple":[111],"processor":[115,123],"(MISA).":[116],"Our":[117],"MISA":[118],"enhances":[120],"pipeline":[124],"with":[125],"decoder":[128],"maps":[130],"at":[131],"time":[133],"each":[134],"into":[138],"or":[140],"more":[141],"instructions.":[144],"describe":[146],"XAM,":[147],"X86-to-ARM":[149],"binary":[150],"interpreter":[151],"hardware,":[152],"performance":[155],"using":[157],"SimpleScalar":[160],"microarchitecture":[161],"simulator":[162],"a":[164],"synthetic":[167],"benchmarks":[168],"including":[169],"Dhrystone2.1.":[170]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}