{"id":"https://openalex.org/W2063847738","doi":"https://doi.org/10.1109/icecs.2011.6122212","title":"Gate-level autonomous watchdog circuit for error robustness based on a 65nm self synchronous system","display_name":"Gate-level autonomous watchdog circuit for error robustness based on a 65nm self synchronous system","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2063847738","doi":"https://doi.org/10.1109/icecs.2011.6122212","mag":"2063847738"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085875405","display_name":"Benjamin Devlin","orcid":"https://orcid.org/0009-0008-2823-549X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Benjamin Devlin","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Japan","Dept. of Electronic Engineering , University of Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electronic Engineering , University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["VLSI Design and Education Center(VDEC), University of Tokyo, Bunkyo, Tokyo, Japan","Dept. of Electronic Engineering , University of Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center(VDEC), University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electronic Engineering , University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","Dept. of Electronic Engineering , University of Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electronic Engineering , University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"c 18","issue":null,"first_page":"53","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8103032112121582},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6252336502075195},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.603452205657959},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4930693805217743},{"id":"https://openalex.org/keywords/short-circuit","display_name":"Short circuit","score":0.47351741790771484},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4617016911506653},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44950640201568604},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.43824467062950134},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4285739064216614},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4256441593170166},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42407283186912537},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3440294861793518},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3024333417415619},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.254681259393692},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24272412061691284},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.19319629669189453},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15159648656845093},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11420673131942749}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8103032112121582},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6252336502075195},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.603452205657959},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4930693805217743},{"id":"https://openalex.org/C68583231","wikidata":"https://www.wikidata.org/wiki/Q206907","display_name":"Short circuit","level":3,"score":0.47351741790771484},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4617016911506653},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44950640201568604},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.43824467062950134},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4285739064216614},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4256441593170166},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42407283186912537},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3440294861793518},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3024333417415619},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.254681259393692},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24272412061691284},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.19319629669189453},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15159648656845093},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11420673131942749},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2011.6122212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1998380797","https://openalex.org/W2025474944","https://openalex.org/W2042646147","https://openalex.org/W2066671765","https://openalex.org/W2092892712","https://openalex.org/W2109445343","https://openalex.org/W2111989077","https://openalex.org/W2117956094","https://openalex.org/W2123392516","https://openalex.org/W2138474603","https://openalex.org/W2143291726","https://openalex.org/W2148361378","https://openalex.org/W2156662023","https://openalex.org/W2161040950"],"related_works":["https://openalex.org/W2211833700","https://openalex.org/W2384756109","https://openalex.org/W1993985975","https://openalex.org/W2590986178","https://openalex.org/W364924225","https://openalex.org/W2108168368","https://openalex.org/W174989240","https://openalex.org/W2142104465","https://openalex.org/W1764013880","https://openalex.org/W2025297188"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"an":[5],"autonomous":[6],"watchdog":[7,35,52],"circuit":[8,36,53],"for":[9,88],"error":[10,55],"robustness":[11],"which":[12],"can":[13],"detect":[14],"logic":[15,59],"errors":[16,62],"caused":[17],"by":[18],"power":[19,69],"supply":[20,70],"noises":[21],"and":[22,61,80,85],"soft":[23],"errors,":[24],"with":[25,39],"the":[26,40,46,58,89],"smallest":[27],"overheads":[28],"compared":[29],"to":[30,48,68],"current":[31],"research.":[32],"The":[33,51],"proposed":[34],"is":[37,72,82],"realized":[38],"dual-pipeline":[41],"self":[42,94],"synchronous":[43,95],"system,":[44],"without":[45],"need":[47],"duplicate":[49],"logic.":[50],"prevents":[54],"propagation":[56],"through":[57],"chain,":[60],"are":[63],"successfully":[64],"detected.":[65],"Error":[66],"tolerance":[67],"bounce":[71],"measured":[73],"at":[74,76],"67%":[75],"1.2V.":[77],"Circuit":[78],"size":[79],"energy-per-operation":[81],"increased":[83],"6.9%":[84],"16%":[86],"respectivley":[87],"case":[90],"of":[91],"a":[92],"65nm":[93],"FPGA.":[96]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}