{"id":"https://openalex.org/W2031753133","doi":"https://doi.org/10.1109/icecs.2011.6122210","title":"Adapting a C-element design flow for low power","display_name":"Adapting a C-element design flow for low power","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2031753133","doi":"https://doi.org/10.1109/icecs.2011.6122210","mag":"2031753133"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2011.6122210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Matheus Moreira","raw_affiliation_strings":["Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012316870","display_name":"Bruno Oliveira","orcid":"https://orcid.org/0000-0002-9821-1820"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Oliveira","raw_affiliation_strings":["Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016426035","display_name":"Julian Pontes","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Julian Pontes","raw_affiliation_strings":["Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando Moraes","raw_affiliation_strings":["Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ney Calazans","raw_affiliation_strings":["Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Faculdade de Inform\u00e1tica, Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Faculdade de Inform\u00e1tica - Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101963901"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":2.9717,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91395975,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.8110882639884949},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7597389221191406},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6835859417915344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6437342166900635},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5811774730682373},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5713046789169312},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5148491263389587},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.47228938341140747},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4553022086620331},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4305607080459595},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4128963053226471},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3981980085372925},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3858407735824585},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36292994022369385},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35935670137405396},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3418530225753784},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3211555480957031},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2613822817802429},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25224369764328003},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2300780713558197},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.18036848306655884},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10265618562698364},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08906364440917969}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.8110882639884949},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7597389221191406},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6835859417915344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6437342166900635},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5811774730682373},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5713046789169312},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5148491263389587},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.47228938341140747},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4553022086620331},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4305607080459595},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4128963053226471},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3981980085372925},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3858407735824585},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36292994022369385},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35935670137405396},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3418530225753784},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3211555480957031},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2613822817802429},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25224369764328003},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2300780713558197},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.18036848306655884},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10265618562698364},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08906364440917969},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2011.6122210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2011.6122210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.466.4188","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.466.4188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.inf.pucrs.br/moraes/my_pubs/papers/2011/2011_icecs_matheus.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1498980146","https://openalex.org/W1991069319","https://openalex.org/W1999082644","https://openalex.org/W2073076521","https://openalex.org/W2080129643","https://openalex.org/W2144489620","https://openalex.org/W2150872535","https://openalex.org/W2153317824","https://openalex.org/W2163485272","https://openalex.org/W2168529480","https://openalex.org/W2487142227","https://openalex.org/W4231905827","https://openalex.org/W6630039347"],"related_works":["https://openalex.org/W2548837243","https://openalex.org/W2080129643","https://openalex.org/W2031753133","https://openalex.org/W2151657833","https://openalex.org/W4256596352","https://openalex.org/W4244147444","https://openalex.org/W2070693700","https://openalex.org/W2154582989","https://openalex.org/W1596716095","https://openalex.org/W2093491063"],"abstract_inverted_index":{"The":[0,122,133],"interest":[1],"in":[2,84,170,177],"non-synchronous":[3,34],"design":[4,29,53],"of":[5,65,93,117,166],"digital":[6],"circuits":[7],"is":[8,38,81,143],"growing":[9],"due":[10],"to":[11,20,26,44,61,119],"technology":[12],"scaling":[13,24],"into":[14],"deep":[15],"submicron":[16],"transistor":[17],"geometries":[18],"and":[19,142,173],"the":[21,36,70,91,94,101,111,147,161],"problems":[22],"this":[23],"causes":[25],"keep":[27],"synchronous":[28],"advantageous.":[30],"To":[31,108],"enable":[32],"most":[33],"styles,":[35],"C-element":[37,131],"a":[39,56,63,82,114,137],"fundamental":[40],"device":[41],"that":[42,97],"has":[43],"be":[45],"available":[46],"as":[47],"logic":[48],"primitive.":[49],"A":[50,152],"recently":[51],"proposed":[52],"flow":[54,72,95],"improved":[55],"standard":[57,124,149],"cell":[58,102,120,125,134,150],"library,":[59],"adding":[60],"it":[62,98],"set":[64,103,126,135],"typical":[66],"asynchronous":[67,154],"cells.":[68],"However,":[69],"original":[71],"did":[73],"not":[74],"address":[75],"low":[76,105],"power":[77,106,172],"cells":[78],"explicitly,":[79],"which":[80],"requirement":[83],"many":[85],"modern":[86],"applications.":[87],"This":[88],"paper":[89,112],"proposes":[90],"extension":[92],"so":[96],"can":[99],"expand":[100],"with":[104,146,160],"components.":[107],"achieve":[109],"this,":[110],"adds":[113],"new":[115,123,162],"degree":[116],"freedom":[118],"design.":[121],"encompasses":[127],"over":[128],"500":[129],"different":[130],"implementations.":[132],"employs":[136],"65nm":[138],"commercial":[139],"CMOS":[140],"process":[141],"fully":[144,153],"compliant":[145],"foundry":[148],"library.":[151],"RSA":[155],"crypto":[156],"core":[157],"was":[158],"designed":[159],"cells,":[163],"producing":[164],"savings":[165],"more":[167,174],"than":[168,175],"35%":[169],"total":[171],"69%":[176],"leakage":[178],"power.":[179]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}