{"id":"https://openalex.org/W2072011485","doi":"https://doi.org/10.1109/icecs.2010.5724724","title":"Design space exploration for FPGA-based multiprocessing systems","display_name":"Design space exploration for FPGA-based multiprocessing systems","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2072011485","doi":"https://doi.org/10.1109/icecs.2010.5724724","mag":"2072011485"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2010.5724724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007527611","display_name":"C. L. Sotiropoulou","orcid":"https://orcid.org/0000-0001-9851-1658"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Calliope-Louisa Sotiropoulou","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Department of Physics , Aristotle University of Thessaloniki , Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Department of Physics , Aristotle University of Thessaloniki , Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spiridon Nikolaidis","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","Department of Physics , Aristotle University of Thessaloniki , Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Department of Physics , Aristotle University of Thessaloniki , Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1164","last_page":"1167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8362046480178833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8050588369369507},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7665205001831055},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7115724086761475},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6536614894866943},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6146321296691895},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5916112661361694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5910115838050842},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4649945795536041},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4113016128540039},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28341227769851685}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8362046480178833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8050588369369507},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7665205001831055},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7115724086761475},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6536614894866943},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6146321296691895},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5916112661361694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5910115838050842},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4649945795536041},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4113016128540039},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28341227769851685},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2010.5724724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2103990427","https://openalex.org/W2108662993","https://openalex.org/W2142450926","https://openalex.org/W2891425818"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2092181573","https://openalex.org/W2106200299","https://openalex.org/W2576551918","https://openalex.org/W2540211551","https://openalex.org/W2056447856","https://openalex.org/W2994908368","https://openalex.org/W2998838928","https://openalex.org/W2178653557","https://openalex.org/W2124403023"],"abstract_inverted_index":{"In":[0],"modern":[1],"multimedia":[2],"applications":[3],"there":[4,73],"is":[5,44,74],"a":[6,38,93,108],"constant":[7],"increase":[8],"of":[9,120,134,137],"the":[10,59,83,102,132],"need":[11],"for":[12,22,57,87,97,118],"more":[13],"computational":[14],"power,":[15],"flexibility":[16,43],"and":[17,37,81,115,123,126],"memory":[18,85,138],"availability.":[19],"The":[20],"answer":[21],"this":[23],"demand":[24],"comes":[25],"from":[26,63],"MPSoC":[27,68],"platforms":[28],"implemented":[29],"on":[30,53,70,77,141],"powerful":[31],"FPGA":[32],"devices,":[33],"where":[34],"high":[35],"performance":[36],"vast":[39],"system":[40,116],"architecture":[41,86],"design":[42,94],"offered.":[45],"Whilst":[46],"many":[47],"groups":[48],"are":[49],"targeting":[50],"their":[51],"research":[52],"developing":[54],"automated":[55],"tools":[56],"reducing":[58],"total":[60],"time":[61],"needed":[62],"designing":[64],"to":[65,79],"implementing":[66],"an":[67,71,142],"platform":[69],"FPGA,":[72],"insufficient":[75],"information":[76],"how":[78],"explore":[80,112],"determine":[82],"optimum":[84],"such":[88],"systems.":[89],"This":[90],"paper":[91],"presents":[92],"space":[95],"exploration":[96],"FPGA-based":[98],"multiprocessing":[99],"systems":[100],"using":[101],"Powerstone":[103],"JPEG":[104],"decoding":[105],"algorithm":[106,113],"as":[107],"case":[109],"study.":[110],"We":[111],"partitioning":[114],"architectures":[117,139],"exploitation":[119],"both":[121],"data":[122],"task-level":[124],"parallelism":[125],"we":[127],"include":[128],"in":[129],"our":[130],"study":[131],"parameter":[133],"different":[135],"types":[136],"offered":[140],"FPGA.":[143]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}